Rapid advances in CMOS technology continue to increase the on-chip clock speeds exponentially, while high-speed I/Os that are used to connect between chips continue to be a performance bottleneck for the system. Finite channel bandwidths generate ISI and reduce the amplitude of the received signal and thus degrade SNR.
|Original language||English (US)|
|Title of host publication||Analog Circuits and Signal Processing|
|Number of pages||9|
|State||Published - 2014|
|Name||Analog Circuits and Signal Processing|
Bibliographical notePublisher Copyright:
© 2014, Springer Science+Business Media New York.
- Adjacent Channel
- Crosstalk Signal
- Differential Pair
- Power Supply Rejection Ratio
- Pulse Response