TY - JOUR
T1 - Interleaved trellis coded modulation and decoding for 10 Gigabit Ethernet over copper
AU - Gu, Yongru
AU - Parhi, Keshab K.
PY - 2004
Y1 - 2004
N2 - It is highly likely that 10 Gigabit Ethernet over copper (10GB ASE-T) transceivers will use a 10-level pulse amplitude modulation (PAM10) as well as a 4D trellis code as in 1000BASE-T. Traditional trellis coded modulation scheme as in 1000BASE-T leads to a design where the corresponding decoder with a long critical path needs to operate at 833MHz. It is difficult to meet the critical path requirements of such a decoder. To solve the problem, two interleaved trellis coded modulation schemes are proposed. The inherent decoding speed requirements are relaxed by factors of 4 and 2, respectively. Parallel decoding of the interleaved codes requires multiple decoders. To reduce the hardware overhead, time-multiplexed or folded decoder structures are proposed where only one decoder is needed and each delay in the decoder is replaced with four delays for scheme 1 and two delays for scheme 2, respectively. These delays can be used to reduce the critical path. Compared with the conventional decoder, the folded decoders for the two proposed schemes can achieve speedups of 4 and 2, respectively. Simulation results show that the error-rate performances of the two schemes are quite close to that of the conventional scheme.
AB - It is highly likely that 10 Gigabit Ethernet over copper (10GB ASE-T) transceivers will use a 10-level pulse amplitude modulation (PAM10) as well as a 4D trellis code as in 1000BASE-T. Traditional trellis coded modulation scheme as in 1000BASE-T leads to a design where the corresponding decoder with a long critical path needs to operate at 833MHz. It is difficult to meet the critical path requirements of such a decoder. To solve the problem, two interleaved trellis coded modulation schemes are proposed. The inherent decoding speed requirements are relaxed by factors of 4 and 2, respectively. Parallel decoding of the interleaved codes requires multiple decoders. To reduce the hardware overhead, time-multiplexed or folded decoder structures are proposed where only one decoder is needed and each delay in the decoder is replaced with four delays for scheme 1 and two delays for scheme 2, respectively. These delays can be used to reduce the critical path. Compared with the conventional decoder, the folded decoders for the two proposed schemes can achieve speedups of 4 and 2, respectively. Simulation results show that the error-rate performances of the two schemes are quite close to that of the conventional scheme.
UR - http://www.scopus.com/inward/record.url?scp=4544239089&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=4544239089&partnerID=8YFLogxK
M3 - Conference article
AN - SCOPUS:4544239089
SN - 1520-6149
VL - 5
SP - V-25-V-28
JO - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
JF - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
T2 - Proceedings - IEEE International Conference on Acoustics, Speech, and Signal Processing
Y2 - 17 May 2004 through 21 May 2004
ER -