Interleaved convolutional code and its Viterbi decoder architecture

Jun Jin Kong, Keshab K. Parhi

Research output: Contribution to journalArticlepeer-review

7 Scopus citations


We propose an area-efficient high-speed interleaved Viterbi decoder architecture, which is based on the state-parallel architecture with register exchange path memory structure, for interleaved convolutional code. The state-parallel architecture uses as many add-compare-select (ACS) units as the number or trellis states. By replacing each delay (or storage) element in state metrics memory (or path metrics memory) and path memory (or survival memory) with I delays, interleaved Viterbi decoder is obtained where I is the interleaving degree. The decoding speed of this decoder architecture is as fast as the operating clock speed. The latency of proposed interleaved Viterbi decoder is "decoding depth (DD) × interleaving degree (I) + extra delays (A)," which increases linearly with the interleaving degree I.

Original languageEnglish (US)
Pages (from-to)1328-1334
Number of pages7
JournalEurasip Journal on Applied Signal Processing
Issue number13
StatePublished - Dec 1 2003


  • Burst-error correction
  • Interleaved Viterbi decoder
  • Interleaved convolutional code
  • Interleaving
  • Random-error correction


Dive into the research topics of 'Interleaved convolutional code and its Viterbi decoder architecture'. Together they form a unique fingerprint.

Cite this