Integrating parallelizing compilation technology and processor architecture for cost-effective concurrent multithreading

Jenn Yuan Tsai, Zhenzhen Jiang, Zhiyuan Li, David J Lilja, Xin Wang, Pen-Chung Yew, Bixia Zheng, Stephen J. Schwinn

Research output: Contribution to journalArticlepeer-review

7 Scopus citations


As the number of transistors on a single chip continues to grow, it is important to think beyond the traditional approaches of compiler optimization for deeper pipelines and wider instruction issue units to improve performance. This single-threaded execution model limits these approaches to exploiting only the relatively small amount of instruction-level parallelism available in application programs. While integrating an entire multiprocessor onto a single chip is feasible, this architecture is limited to exploiting only relatively coarse-grained parallelism. We propose a concurrent multithreaded architecture, called the superthreaded architecture, as an alternative. As a hybrid of a wide-issue superscalar processor and a multiprocessoron-a-chip, this new concurrent multithreading architecture can leverage the best of existing and future parallel hardware and compilation technologies. By combining compiler-directed thread-level speculation for control and data dependences with run-time checking of data dependences, the superthreaded architecture can exploit the multiple granularities of parallelism available in general-purpose application programs to reduce the execution time of a single program.

Original languageEnglish (US)
Pages (from-to)205-222
Number of pages18
JournalJournal of Information Science and Engineering
Issue number1
StatePublished - Mar 1998


  • Compiler-architecture integration
  • Instruction window
  • Instruction-level parallelism
  • Multithreading
  • Parallel compilation techniques
  • Processor architecture
  • Run-time dependence checking
  • Speculation
  • Thread-level parallelism


Dive into the research topics of 'Integrating parallelizing compilation technology and processor architecture for cost-effective concurrent multithreading'. Together they form a unique fingerprint.

Cite this