TY - GEN
T1 - Inductorless design of wireless CMOS frontends
AU - Harjani, Ramesh
AU - Cai, Liuchun
PY - 2007/12/1
Y1 - 2007/12/1
N2 - Inductors are used in RF design to extend the bandwidth by resonating out the load and/or parasitic capacitance. However, on-chip inductors are large and cannot be ported easily from one process to the next Due to modern CMOS scaling, inductorless RF design is becoming possible. In this paper we describe a new methodology for designing the RF frontends necessary for the UWB 3.1GHz-10.6GHz bandwidth in a 0.13uμm CMOS technology. To validate our design methodology two receiver RF frontends were designed; a traditional inductor based design and an inductorless design. A common-gate LNA transconductor is followed by a capacitive peaking LNA-mixer pair (CPLM). Simulation results show that a CPLM with the same bandwidth has better linearity, comparable noise figure and uses only 17% more power. The silicon area savings for the inductorless LNA and I/Q mixers is roughly 90% in comparison to traditional inductor based designs [1] illustrating its compact size and improved portability.
AB - Inductors are used in RF design to extend the bandwidth by resonating out the load and/or parasitic capacitance. However, on-chip inductors are large and cannot be ported easily from one process to the next Due to modern CMOS scaling, inductorless RF design is becoming possible. In this paper we describe a new methodology for designing the RF frontends necessary for the UWB 3.1GHz-10.6GHz bandwidth in a 0.13uμm CMOS technology. To validate our design methodology two receiver RF frontends were designed; a traditional inductor based design and an inductorless design. A common-gate LNA transconductor is followed by a capacitive peaking LNA-mixer pair (CPLM). Simulation results show that a CPLM with the same bandwidth has better linearity, comparable noise figure and uses only 17% more power. The silicon area savings for the inductorless LNA and I/Q mixers is roughly 90% in comparison to traditional inductor based designs [1] illustrating its compact size and improved portability.
UR - http://www.scopus.com/inward/record.url?scp=48349148170&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=48349148170&partnerID=8YFLogxK
U2 - 10.1109/ICASIC.2007.4415891
DO - 10.1109/ICASIC.2007.4415891
M3 - Conference contribution
AN - SCOPUS:48349148170
SN - 1424411327
SN - 9781424411320
T3 - ASICON 2007 - 2007 7th International Conference on ASIC Proceeding
SP - 1367
EP - 1370
BT - ASICON 2007 - 2007 7th International Conference on ASIC Proceeding
T2 - 2007 7th International Conference on ASIC, ASICON 2007
Y2 - 26 October 2007 through 29 October 2007
ER -