Stochastic computing has been used in recent years to create designs with significantly smaller area by harnessing unary encoding of data. However, the low area advantage comes at an exponential price in latency, making the area × delay cost unattractive. In this paper, we present a novel method which uses a hybrid binary / unary representation to perform computations. We first divide the input range into a few sub-regions, perform unary computations on each sub-region individually, and finally pack the outputs of all sub-regions back to compact binary. Moreover, we propose a synthesis methodology and a regression model to predict an optimal or sub-optimal design in the design space. The proposed method is especially well-suited to FPGAs due to the abundant availability of routing and flip-flop resources. To the best of our knowledge, we are the first to show a scalable method based on the principles of stochastic computing that can beat conventional binary in terms of a real cost, i.e., area×delay. Our method outperforms the binary and fully unary methods on a number of functions and on a common edge detection algorithm. In terms of area × delay cost, our cost is on average only 2.51% and 10.2% of the binary for 8- and 10-bit resolutions, respectively. These numbers are 2-3 orders of magnitude better than the results of traditional stochastic methods. Our method is not competitive with the binary method for high-resolution oscillating functions such as sin(15x).
|Original language||English (US)|
|Title of host publication||ASP-DAC 2019 - 24th Asia and South Pacific Design Automation Conference|
|Publisher||Institute of Electrical and Electronics Engineers Inc.|
|Number of pages||6|
|State||Published - Jan 21 2019|
|Event||24th Asia and South Pacific Design Automation Conference, ASPDAC 2019 - Tokyo, Japan|
Duration: Jan 21 2019 → Jan 24 2019
|Name||Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC|
|Other||24th Asia and South Pacific Design Automation Conference, ASPDAC 2019|
|Period||1/21/19 → 1/24/19|
Bibliographical notePublisher Copyright:
© 2019 Association for Computing Machinery.
Copyright 2019 Elsevier B.V., All rights reserved.
- Alternator Logic
- Hardware accelerators
- Hybrid computing system
- Scaling Network
- Unary computing system