TY - JOUR
T1 - High-speed VLSI implementation of 2-D discrete wavelet transform
AU - Cheng, Chao
AU - Parhi, Keshab K
PY - 2008/1/1
Y1 - 2008/1/1
N2 - This paper presents a systematic high-speed VLSI implementation of the discrete wavelet transform (DWT) based on hardware-efficient parallel FIR filter structures. High-speed 2-D DWT with computation time as low as N2/12 can be easily achieved for an N × N image with controlled increase of hardware cost. Compared with recently published 2-D DWT architectures with computation time of N2/3 and 2N2/3, the proposed designs can also save a large amount of multipliers and/or storage elements. It can also be used to implement those 2-D DWT traditionally suitable for lifting or flipping-based designs, such as (9,7) and (6,10) DWT. The throughput rate can be improved by a factor of 4 by the proposed approach, but the hardware cost increases by a factor of around 3. Furthermore, the proposed designs have very simple control signals, regular structures and 100% hardware utilization for continuous images.
AB - This paper presents a systematic high-speed VLSI implementation of the discrete wavelet transform (DWT) based on hardware-efficient parallel FIR filter structures. High-speed 2-D DWT with computation time as low as N2/12 can be easily achieved for an N × N image with controlled increase of hardware cost. Compared with recently published 2-D DWT architectures with computation time of N2/3 and 2N2/3, the proposed designs can also save a large amount of multipliers and/or storage elements. It can also be used to implement those 2-D DWT traditionally suitable for lifting or flipping-based designs, such as (9,7) and (6,10) DWT. The throughput rate can be improved by a factor of 4 by the proposed approach, but the hardware cost increases by a factor of around 3. Furthermore, the proposed designs have very simple control signals, regular structures and 100% hardware utilization for continuous images.
KW - Cyclic convolution
KW - Discrete wavelet transforms (DWTs)
KW - Linear convolution
KW - Very-large-scale integration (VLSI)
UR - http://www.scopus.com/inward/record.url?scp=37749040453&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=37749040453&partnerID=8YFLogxK
U2 - 10.1109/TSP.2007.900754
DO - 10.1109/TSP.2007.900754
M3 - Article
AN - SCOPUS:37749040453
VL - 56
SP - 393
EP - 403
JO - IEEE Transactions on Signal Processing
JF - IEEE Transactions on Signal Processing
SN - 1053-587X
IS - 1
ER -