High speed VLSI architecture for general linear feedback shift register (LFSR) structures

Chao Cheng, Keshab K Parhi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

14 Scopus citations

Abstract

Based on previous three-step high-speed VLSI architecture for LFSR structures, this paper proposes an improved three-step LFSR architecture with both higher hardware efficiency and speed. Generator polynomials for the first and third steps are constructed with iterative small length polynomials, which can in turn be easily handled by proposed look-ahead pipelining algorithm. A new scheme is also proposed for cutting down the iteration bound of the LFSR structure in the second step. This architecture can be applied to any LFSR structure for high-speed parallel implementation. For example, for the parallel BCH (8191, 7684) encoder with different unfolding factors J from 8 to 32, the proposed design can achieve speedup of 2.83% to 15.78% and XOR gates savings of 9.67% to 26.28%.

Original languageEnglish (US)
Title of host publicationConference Record - 43rd Asilomar Conference on Signals, Systems and Computers
Pages713-717
Number of pages5
DOIs
StatePublished - Dec 1 2009
Event43rd Asilomar Conference on Signals, Systems and Computers - Pacific Grove, CA, United States
Duration: Nov 1 2009Nov 4 2009

Other

Other43rd Asilomar Conference on Signals, Systems and Computers
CountryUnited States
CityPacific Grove, CA
Period11/1/0911/4/09

Keywords

  • BCH
  • CRC
  • Linear feedback shift register (lfsr)
  • VLSI

Fingerprint Dive into the research topics of 'High speed VLSI architecture for general linear feedback shift register (LFSR) structures'. Together they form a unique fingerprint.

Cite this