Skip to main navigation
Skip to search
Skip to main content
Experts@Minnesota Home
Home
Profiles
Research units
University Assets
Projects and Grants
Research output
Press/Media
Datasets
Activities
Fellowships, Honors, and Prizes
Search by expertise, name or affiliation
High-speed architectures for parallel long BCH encoders
Xinmiao Zhang,
Keshab K Parhi
Electrical and Computer Engineering
Research output
:
Contribution to journal
›
Article
›
peer-review
51
Scopus citations
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'High-speed architectures for parallel long BCH encoders'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Engineering
Code Rate
100%
Coding Gain
100%
Speed Application
100%
Telecommunication
100%
Digital Video
100%
Optical Communication System
100%
Shift Register
100%
Codeword Length
100%
Clock Period
100%
Reed-Solomon Code
100%
Keyphrases
Encoder
100%
High-performance Architecture
100%
Fan-out
60%
Novel Architectures
20%
Error Correction Codes
20%
Coding Gain
20%
Linear Feedback Shift Register
20%
Code Rate
20%
Proposed Architecture
20%
Parallel Implementation
20%
High-speed Applications
20%
Reed-Solomon Codes
20%
Codeword Length
20%
Clock Period
20%
Similar Code
20%
Encoder Architecture
20%
Digital Video Broadcasting
20%
European Telecommunication Standard Institute
20%
Optical Communication Systems
20%
Long-Haul Optical Communication
20%
Computer Science
Coder
100%
Parallel Implementation
20%
Optical Communication
20%
Clock Period
20%
Digital Video Broadcasting
20%
linear-feedback shift register
20%
Error Correcting Codes
20%
Codeword Length
20%
Telecommunication
20%