@inproceedings{56fb69ef3f2e475fa981f92e06ceba0a,
title = "High-speed architectures for parallel long BCH encoders",
abstract = "Long BCH codes are used as the outer error-correcting code in the second generation of Digital Video Broadcasting Standard from the European Telecommunications Standard Institute. These codes can achieve around 0.6dB additional coding gain over Reed-Solomon codes with similar codeword length and code rate in long-haul optical communication systems. BCH encoders are conventionally implemented by a linear feedback shift register architecture. High-speed applications of BCH codes require parallel implementations of encoders. In addition, long BCH encoders suffer from the effect of large fanout. In this paper, novel architectures are proposed to reduce the achievable minimum clock period of long BCH encoders after the fanout bottleneck has been eliminated. For an (8191, 7684) BCH code, compared to the original 32-parallel BCH encoder architecture without fanout bottleneck, the proposed architectures can achieve a speedup of over 100%.",
keywords = "BCH, Critical loop, Encoder, Fanout, Generator polynomial, Iteration bound, Linear feedback shift register, Parallel processing, Retiming, Un-folding",
author = "Xinmiao Zhang and Parhi, {Keshab K.}",
year = "2004",
doi = "10.1145/988952.988954",
language = "English (US)",
isbn = "1581138539",
series = "Proceedings of the ACM Great Lakes Symposium on VLSI",
publisher = "Association for Computing Machinery (ACM)",
pages = "1--6",
booktitle = "Proceedings of the 2004 ACM Great Lakes Symposium on VLSI, GLSVLSI 2004",
address = "United States",
note = "Proceedings of the 2004 ACM Great lakes Symposium on VLSI, GLSVLSI 2004: VLSI in the Nanometer Era ; Conference date: 26-04-2004 Through 28-04-2004",
}