High performance, energy efficient chipkill correct memory with multidimensional parity

Xun Jian, John Sartori, Henry Duwe, Rakesh Kumar

Research output: Contribution to journalArticle

7 Scopus citations

Abstract

It is well-known that a significant fraction of server power is consumed in memory; this is especially the case for servers with chipkill correct memories. We propose a new chipkill correct memory organization that decouples correction of errors due to local faults that affect a single symbol in a word from correction of errors due to device-level faults that affect an entire column, sub-bank, or device. By using a combination of two codes that separately target these two fault modes, the proposed chipkill correct organization reduces code overhead by half as compared to conventional chipkill correct memories for the same rank size. Alternatively, this allows the rank size to be reduced by half while maintaining roughly the same total code overhead. Simulations using PARSEC and SPEC benchmarks show that, compared to a conventional double chipkill correct baseline, the proposed memory organization, by providing double chipkill correct at half the rank size, reduces power by up to 41%, 32% on average over a conventional baseline with the same chipkill correct strength and access granularity that relies on linear block codes alone, at only 1% additional code overhead.

Original languageEnglish (US)
Article number6231590
Pages (from-to)39-42
Number of pages4
JournalIEEE Computer Architecture Letters
Volume12
Issue number2
DOIs
StatePublished - Jul 1 2013

    Fingerprint

Keywords

  • DRAM
  • chipkill correct
  • low power
  • reliable memory

Cite this