High-performance digit-serial complex multiplier

Yun Nan Chang, Keshab K. Parhi

Research output: Contribution to journalArticle

3 Scopus citations


This brief presents a fast highly regular digit-serial complex multiplier (CMUL) architecture which is well suited for VLSI implementations. This brief makes two contributions. First, several complex-number representation schemes are discussed. It is shown that the proposed real-imaginary alternate scheme is the best among all representation schemes and the prior designs of CMUL's based on the radix-(2j) Redundant Complex Number System (RCNS) are not efficient with respect to hardware complexity and processing speed. Second, digit-serial CMUL architectures which can be pipelined at fine-grain level to increase the throughput rate are designed based on carry-save configuration. The proposed design methodology can also result in low-power dissipation due to the reduced wiring complexity and glitching activity.

Original languageEnglish (US)
Pages (from-to)570-572
Number of pages3
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Issue number6
StatePublished - Dec 3 2000


Cite this