TY - JOUR
T1 - High-level algorithm and architecture transformations for DSP synthesis
AU - Parhi, Keshab K.
PY - 1995/1
Y1 - 1995/1
N2 - This survey paper reviews numerous high-level transformation techniques which can be applied at the algorithm or the architecture level to improve the performance of digital signal and image processing architectures and circuits implemented using VLSI technology. Successful design of VLSI signal and image processors requires careful selection of algorithms, architectures, implementation styles, and synthesis techniques. High-level transformations can play an important role in reducing silicon area or power at the same speed or in increasing the speed for same area. These transformations can also increase the suitability of an algorithm for a particular architectural style. The transformation techniques reviewed in this paper include pipelining, parallel processing, retiming, unfolding, folding, look-ahead, relaxed look-ahead, associativity, distributivity, and reduction in strength.
AB - This survey paper reviews numerous high-level transformation techniques which can be applied at the algorithm or the architecture level to improve the performance of digital signal and image processing architectures and circuits implemented using VLSI technology. Successful design of VLSI signal and image processors requires careful selection of algorithms, architectures, implementation styles, and synthesis techniques. High-level transformations can play an important role in reducing silicon area or power at the same speed or in increasing the speed for same area. These transformations can also increase the suitability of an algorithm for a particular architectural style. The transformation techniques reviewed in this paper include pipelining, parallel processing, retiming, unfolding, folding, look-ahead, relaxed look-ahead, associativity, distributivity, and reduction in strength.
UR - http://www.scopus.com/inward/record.url?scp=0029226904&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0029226904&partnerID=8YFLogxK
U2 - 10.1007/BF02406474
DO - 10.1007/BF02406474
M3 - Article
AN - SCOPUS:0029226904
SN - 0922-5773
VL - 9
SP - 121
EP - 143
JO - Journal of VLSI Signal Processing
JF - Journal of VLSI Signal Processing
IS - 1-2
ER -