High-frequency broadband amplifier ASIC design optimization using pole-zero compensation techniques

Mark J. Mercer, Stanley G. Burns

Research output: Contribution to journalConference article

3 Citations (Scopus)

Abstract

The relative performance of a hierarchy of broadband amplifier designs is examined. This design hierarchy consists of an emitter-coupled pair with resistive-shunt loading for baseline comparison, a compound-device amplifier, a compensated series-feedback amplifier, and an actively shunt-peaked amplifier. Both pole-zero compensated amplifiers incorporate compound devices. The circuits are fabricated on Tektronix Inc.'s analog array chip featuring the SH3 process with 6.5 fT transistors.

Original languageEnglish (US)
Pages (from-to)3225-3229
Number of pages5
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume4
StatePublished - Dec 1 1990
Event1990 IEEE International Symposium on Circuits and Systems Part 4 (of 4) - New Orleans, LA, USA
Duration: May 1 1990May 3 1990

Fingerprint

High frequency amplifiers
Broadband amplifiers
Application specific integrated circuits
Poles
Feedback amplifiers
Transistors
Networks (circuits)
Design optimization
Compensation and Redress

Cite this

@article{fb5f08a10bdb41a3b08086647e59fde6,
title = "High-frequency broadband amplifier ASIC design optimization using pole-zero compensation techniques",
abstract = "The relative performance of a hierarchy of broadband amplifier designs is examined. This design hierarchy consists of an emitter-coupled pair with resistive-shunt loading for baseline comparison, a compound-device amplifier, a compensated series-feedback amplifier, and an actively shunt-peaked amplifier. Both pole-zero compensated amplifiers incorporate compound devices. The circuits are fabricated on Tektronix Inc.'s analog array chip featuring the SH3 process with 6.5 fT transistors.",
author = "Mercer, {Mark J.} and Burns, {Stanley G.}",
year = "1990",
month = "12",
day = "1",
language = "English (US)",
volume = "4",
pages = "3225--3229",
journal = "Proceedings - IEEE International Symposium on Circuits and Systems",
issn = "0271-4310",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - High-frequency broadband amplifier ASIC design optimization using pole-zero compensation techniques

AU - Mercer, Mark J.

AU - Burns, Stanley G.

PY - 1990/12/1

Y1 - 1990/12/1

N2 - The relative performance of a hierarchy of broadband amplifier designs is examined. This design hierarchy consists of an emitter-coupled pair with resistive-shunt loading for baseline comparison, a compound-device amplifier, a compensated series-feedback amplifier, and an actively shunt-peaked amplifier. Both pole-zero compensated amplifiers incorporate compound devices. The circuits are fabricated on Tektronix Inc.'s analog array chip featuring the SH3 process with 6.5 fT transistors.

AB - The relative performance of a hierarchy of broadband amplifier designs is examined. This design hierarchy consists of an emitter-coupled pair with resistive-shunt loading for baseline comparison, a compound-device amplifier, a compensated series-feedback amplifier, and an actively shunt-peaked amplifier. Both pole-zero compensated amplifiers incorporate compound devices. The circuits are fabricated on Tektronix Inc.'s analog array chip featuring the SH3 process with 6.5 fT transistors.

UR - http://www.scopus.com/inward/record.url?scp=0025623150&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025623150&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0025623150

VL - 4

SP - 3225

EP - 3229

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

SN - 0271-4310

ER -