High frequency analog circuit design using QuickChip

S. G. Burns

doi:10.1109/GLSV.1991.143965

High frequency analog circuit design using QuickChip

S. G. Burns

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

The author describes analog circuit design methodologies and techniques required to optimize high frequency performance when operating near the upper frequency limit of BJT-based analog ASICs. The Tektronix QuickChip 2S ASIC array is used as the analysis and test vehicle. These techniques are illustrated using a series of examples including an actively shunt-peaked wideband amplifier and a multi-chip FM receiver as well as an analysis of the need to optimize the RC product in the manual routing of both metallizations in critical areas of the circuit.

Original language	English (US)
Title of host publication	Proceedings - 1st Great Lakes Symposium on VLSI, GLSV 1991
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	196-201
Number of pages	6
ISBN (Electronic)	0818621702, 9780818621703
DOIs	https://doi.org/10.1109/GLSV.1991.143965
State	Published - 1991
Externally published	Yes
Event	1st Great Lakes Symposium on VLSI, GLSV 1991 - Kalamazoo, United States Duration: Mar 1 1991 → Mar 2 1991

Publication series

Name	Proceedings - 1st Great Lakes Symposium on VLSI, GLSV 1991

Conference

Conference	1st Great Lakes Symposium on VLSI, GLSV 1991
Country/Territory	United States
City	Kalamazoo
Period	3/1/91 → 3/2/91

Bibliographical note

Publisher Copyright:
© 1991 IEEE.

Copyright:
Copyright 2020 Elsevier B.V., All rights reserved.

Publisher link

10.1109/GLSV.1991.143965

Find It

Find It at U of M Libraries

Cite this

Burns, SG 1991, High frequency analog circuit design using QuickChip. in Proceedings - 1st Great Lakes Symposium on VLSI, GLSV 1991., 143965, Proceedings - 1st Great Lakes Symposium on VLSI, GLSV 1991, Institute of Electrical and Electronics Engineers Inc., pp. 196-201, 1st Great Lakes Symposium on VLSI, GLSV 1991, Kalamazoo, United States, 3/1/91. https://doi.org/10.1109/GLSV.1991.143965

@inproceedings{9a70c81eb51c4eb5a8eb5f872c7feaf8,

title = "High frequency analog circuit design using QuickChip",

abstract = "The author describes analog circuit design methodologies and techniques required to optimize high frequency performance when operating near the upper frequency limit of BJT-based analog ASICs. The Tektronix QuickChip 2S ASIC array is used as the analysis and test vehicle. These techniques are illustrated using a series of examples including an actively shunt-peaked wideband amplifier and a multi-chip FM receiver as well as an analysis of the need to optimize the RC product in the manual routing of both metallizations in critical areas of the circuit.",

author = "Burns, {S. G.}",

note = "Publisher Copyright: {\textcopyright} 1991 IEEE. Copyright: Copyright 2020 Elsevier B.V., All rights reserved.; 1st Great Lakes Symposium on VLSI, GLSV 1991 ; Conference date: 01-03-1991 Through 02-03-1991",

year = "1991",

doi = "10.1109/GLSV.1991.143965",

language = "English (US)",

series = "Proceedings - 1st Great Lakes Symposium on VLSI, GLSV 1991",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "196--201",

booktitle = "Proceedings - 1st Great Lakes Symposium on VLSI, GLSV 1991",

}

TY - GEN

T1 - High frequency analog circuit design using QuickChip

AU - Burns, S. G.

PY - 1991

Y1 - 1991

N2 - The author describes analog circuit design methodologies and techniques required to optimize high frequency performance when operating near the upper frequency limit of BJT-based analog ASICs. The Tektronix QuickChip 2S ASIC array is used as the analysis and test vehicle. These techniques are illustrated using a series of examples including an actively shunt-peaked wideband amplifier and a multi-chip FM receiver as well as an analysis of the need to optimize the RC product in the manual routing of both metallizations in critical areas of the circuit.

AB - The author describes analog circuit design methodologies and techniques required to optimize high frequency performance when operating near the upper frequency limit of BJT-based analog ASICs. The Tektronix QuickChip 2S ASIC array is used as the analysis and test vehicle. These techniques are illustrated using a series of examples including an actively shunt-peaked wideband amplifier and a multi-chip FM receiver as well as an analysis of the need to optimize the RC product in the manual routing of both metallizations in critical areas of the circuit.

UR - http://www.scopus.com/inward/record.url?scp=85067826135&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85067826135&partnerID=8YFLogxK

U2 - 10.1109/GLSV.1991.143965

DO - 10.1109/GLSV.1991.143965

M3 - Conference contribution

AN - SCOPUS:85067826135

T3 - Proceedings - 1st Great Lakes Symposium on VLSI, GLSV 1991

SP - 196

EP - 201

BT - Proceedings - 1st Great Lakes Symposium on VLSI, GLSV 1991

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 1st Great Lakes Symposium on VLSI, GLSV 1991

Y2 - 1 March 1991 through 2 March 1991

ER -

High frequency analog circuit design using QuickChip

Abstract

Publication series

Conference

Bibliographical note

Publisher link

Find It

Other files and links

Fingerprint

Cite this