GNOMO: Greater-than-NOMinal V dd operation for BTI mitigation

Saket Gupta; Sachin S Sapatnekar

doi:10.1109/ASPDAC.2012.6164957

GNOMO: Greater-than-NOMinal V _dd operation for BTI mitigation

Saket Gupta, Sachin S Sapatnekar

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

18 Scopus citations

Abstract

This paper presents a novel scheme for mitigating delay degradations in digital circuits due to bias temperature instability (BTI). The method works in two alternating phases. In the first, a greater-than-nominal supply voltage, V _dd,g is used, which causes a task to complete more quickly but causes greater aging than the nominal supply voltage, V _dd,n. In the second, the circuit is power-gated, enabling the BTI recovery phase. We demonstrate, both at the circuit and the architectural levels, that this approach can significantly mitigate aging for a small performance penalty.

Original language	English (US)
Title of host publication	ASP-DAC 2012 - 17th Asia and South Pacific Design Automation Conference
Pages	271-276
Number of pages	6
DOIs	https://doi.org/10.1109/ASPDAC.2012.6164957
State	Published - 2012
Event	17th Asia and South Pacific Design Automation Conference, ASP-DAC 2012 - Sydney, NSW, Australia Duration: Jan 30 2012 → Feb 2 2012

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

Other	17th Asia and South Pacific Design Automation Conference, ASP-DAC 2012
Country/Territory	Australia
City	Sydney, NSW
Period	1/30/12 → 2/2/12

Publisher link

10.1109/ASPDAC.2012.6164957

Find It

Find It at U of M Libraries

Cite this

GNOMO: Greater-than-NOMinal V _dd operation for BTI mitigation. / Gupta, Saket; Sapatnekar, Sachin S.
ASP-DAC 2012 - 17th Asia and South Pacific Design Automation Conference. 2012. p. 271-276 6164957 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Gupta, S & Sapatnekar, SS 2012, GNOMO: Greater-than-NOMinal V _dd operation for BTI mitigation. in ASP-DAC 2012 - 17th Asia and South Pacific Design Automation Conference., 6164957, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 271-276, 17th Asia and South Pacific Design Automation Conference, ASP-DAC 2012, Sydney, NSW, Australia, 1/30/12. https://doi.org/10.1109/ASPDAC.2012.6164957

@inproceedings{25a5e5d432b84153a6ec7078c5178a57,

title = "GNOMO: Greater-than-NOMinal V dd operation for BTI mitigation",

abstract = "This paper presents a novel scheme for mitigating delay degradations in digital circuits due to bias temperature instability (BTI). The method works in two alternating phases. In the first, a greater-than-nominal supply voltage, V dd,g is used, which causes a task to complete more quickly but causes greater aging than the nominal supply voltage, V dd,n. In the second, the circuit is power-gated, enabling the BTI recovery phase. We demonstrate, both at the circuit and the architectural levels, that this approach can significantly mitigate aging for a small performance penalty.",

author = "Saket Gupta and Sapatnekar, {Sachin S}",

year = "2012",

doi = "10.1109/ASPDAC.2012.6164957",

language = "English (US)",

isbn = "9781467307727",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

pages = "271--276",

booktitle = "ASP-DAC 2012 - 17th Asia and South Pacific Design Automation Conference",

note = "17th Asia and South Pacific Design Automation Conference, ASP-DAC 2012 ; Conference date: 30-01-2012 Through 02-02-2012",

}

TY - GEN

T1 - GNOMO

T2 - 17th Asia and South Pacific Design Automation Conference, ASP-DAC 2012

AU - Gupta, Saket

AU - Sapatnekar, Sachin S

PY - 2012

Y1 - 2012

N2 - This paper presents a novel scheme for mitigating delay degradations in digital circuits due to bias temperature instability (BTI). The method works in two alternating phases. In the first, a greater-than-nominal supply voltage, V dd,g is used, which causes a task to complete more quickly but causes greater aging than the nominal supply voltage, V dd,n. In the second, the circuit is power-gated, enabling the BTI recovery phase. We demonstrate, both at the circuit and the architectural levels, that this approach can significantly mitigate aging for a small performance penalty.

AB - This paper presents a novel scheme for mitigating delay degradations in digital circuits due to bias temperature instability (BTI). The method works in two alternating phases. In the first, a greater-than-nominal supply voltage, V dd,g is used, which causes a task to complete more quickly but causes greater aging than the nominal supply voltage, V dd,n. In the second, the circuit is power-gated, enabling the BTI recovery phase. We demonstrate, both at the circuit and the architectural levels, that this approach can significantly mitigate aging for a small performance penalty.

UR - http://www.scopus.com/inward/record.url?scp=84859996302&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84859996302&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2012.6164957

DO - 10.1109/ASPDAC.2012.6164957

M3 - Conference contribution

AN - SCOPUS:84859996302

SN - 9781467307727

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 271

EP - 276

BT - ASP-DAC 2012 - 17th Asia and South Pacific Design Automation Conference

Y2 - 30 January 2012 through 2 February 2012

ER -