Fresh look at retiming via clock skew optimization

Rahul B. Deokar, Sachin S. Sapatnekar

Research output: Contribution to journalArticlepeer-review

19 Scopus citations

Abstract

The introduction of clock skew at an edge-triggered flip-flop has an effect that is similar to the movement of the flip-flop across combinational logic module boundaries, and these are continuous and discrete optimizations with the same effect. While this fact has been recognized before, this work, for the first time, utilizes this information to find a minimum/specified period retiming efficiently. The clock period is guaranteed to be at most one gate delay larger than a tight lower bound on the optimal clock period; this bound is achievable using a combination of intentional skew and retiming. All ISCAS89 circuits can be retimed in a few minutes by this algorithm.

Original languageEnglish (US)
Pages (from-to)310-315
Number of pages6
JournalProceedings - Design Automation Conference
StatePublished - Jan 1 1995

Fingerprint Dive into the research topics of 'Fresh look at retiming via clock skew optimization'. Together they form a unique fingerprint.

Cite this