FEXT crosstalk cancellation for high-speed serial link design

Kin Joe Sham; Mahmoud Reza Ahmadi; Shubha Bommalingaiahnapallya; Gerry Talbot; Ramesh Harjani

doi:10.1109/CICC.2006.320971

FEXT crosstalk cancellation for high-speed serial link design

Kin Joe Sham, Mahmoud Reza Ahmadi, Shubha Bommalingaiahnapallya, Gerry Talbot, Ramesh Harjani

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

26 Scopus citations

Abstract

We have proposed and verified an efficient architecture for a high-speed I/O transceiver design that implements far-end crosstalk (FEXT) cancellation. In this design, TX preemphasls, used traditionally to reduce ISI, is combined with FEXT cancellation at the transmitter to remove crosstalk-induced Jitter and interference. The architecture has been verified via simulation models based on channel measurement. A prototype implementation of a 12.8Gbps source-synchronous serial link transmitter has been developed in TSMCs 0.18μm CMOS technology. The proposed design consists of three 12.8Gbps data lines that uses a half-rate PLL clock of 6.4GHz. The chip includes a PRBS generator to simplify multi-lane testing. Simulation results show that, even with a 2X reduction in line separation, FEXT cancellation can successfully reduce Jitter by 51.2% UI and widen the eye by 14.5%. The 2.5×1.5 mm² core consumes 630mW per lane at 12.8Gbps with a 1.8V supply.

Original language	English (US)
Title of host publication	Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006
Pages	405-408
Number of pages	4
DOIs	https://doi.org/10.1109/CICC.2006.320971
State	Published - Dec 1 2006
Event	IEEE 2006 Custom Integrated Circuits Conference, CICC 2006 - San Jose, CA, United States Duration: Sep 10 2006 → Sep 13 2006

Publication series

Name	Proceedings of the Custom Integrated Circuits Conference
ISSN (Print)	0886-5930

Conference

Conference	IEEE 2006 Custom Integrated Circuits Conference, CICC 2006
Country	United States
City	San Jose, CA
Period	9/10/06 → 9/13/06

Access

10.1109/CICC.2006.320971

Fingerprint Dive into the research topics of 'FEXT crosstalk cancellation for high-speed serial link design'. Together they form a unique fingerprint.

Cite this

FEXT crosstalk cancellation for high-speed serial link design. / Sham, Kin Joe; Ahmadi, Mahmoud Reza; Bommalingaiahnapallya, Shubha; Talbot, Gerry; Harjani, Ramesh.

Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006. 2006. p. 405-408 4114990 (Proceedings of the Custom Integrated Circuits Conference).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Sham, KJ, Ahmadi, MR, Bommalingaiahnapallya, S, Talbot, G & Harjani, R 2006, FEXT crosstalk cancellation for high-speed serial link design. in Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006., 4114990, Proceedings of the Custom Integrated Circuits Conference, pp. 405-408, IEEE 2006 Custom Integrated Circuits Conference, CICC 2006, San Jose, CA, United States, 9/10/06. https://doi.org/10.1109/CICC.2006.320971

@inproceedings{13eaf427bd1f400b80f00f4a292851ce,

title = "FEXT crosstalk cancellation for high-speed serial link design",

abstract = "We have proposed and verified an efficient architecture for a high-speed I/O transceiver design that implements far-end crosstalk (FEXT) cancellation. In this design, TX preemphasls, used traditionally to reduce ISI, is combined with FEXT cancellation at the transmitter to remove crosstalk-induced Jitter and interference. The architecture has been verified via simulation models based on channel measurement. A prototype implementation of a 12.8Gbps source-synchronous serial link transmitter has been developed in TSMCs 0.18μm CMOS technology. The proposed design consists of three 12.8Gbps data lines that uses a half-rate PLL clock of 6.4GHz. The chip includes a PRBS generator to simplify multi-lane testing. Simulation results show that, even with a 2X reduction in line separation, FEXT cancellation can successfully reduce Jitter by 51.2% UI and widen the eye by 14.5%. The 2.5×1.5 mm2 core consumes 630mW per lane at 12.8Gbps with a 1.8V supply.",

author = "Sham, {Kin Joe} and Ahmadi, {Mahmoud Reza} and Shubha Bommalingaiahnapallya and Gerry Talbot and Ramesh Harjani",

year = "2006",

month = dec,

day = "1",

doi = "10.1109/CICC.2006.320971",

language = "English (US)",

isbn = "1424400767",

series = "Proceedings of the Custom Integrated Circuits Conference",

pages = "405--408",

booktitle = "Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006",

note = "IEEE 2006 Custom Integrated Circuits Conference, CICC 2006 ; Conference date: 10-09-2006 Through 13-09-2006",

}

TY - GEN

T1 - FEXT crosstalk cancellation for high-speed serial link design

AU - Sham, Kin Joe

AU - Ahmadi, Mahmoud Reza

AU - Bommalingaiahnapallya, Shubha

AU - Talbot, Gerry

AU - Harjani, Ramesh

PY - 2006/12/1

Y1 - 2006/12/1

N2 - We have proposed and verified an efficient architecture for a high-speed I/O transceiver design that implements far-end crosstalk (FEXT) cancellation. In this design, TX preemphasls, used traditionally to reduce ISI, is combined with FEXT cancellation at the transmitter to remove crosstalk-induced Jitter and interference. The architecture has been verified via simulation models based on channel measurement. A prototype implementation of a 12.8Gbps source-synchronous serial link transmitter has been developed in TSMCs 0.18μm CMOS technology. The proposed design consists of three 12.8Gbps data lines that uses a half-rate PLL clock of 6.4GHz. The chip includes a PRBS generator to simplify multi-lane testing. Simulation results show that, even with a 2X reduction in line separation, FEXT cancellation can successfully reduce Jitter by 51.2% UI and widen the eye by 14.5%. The 2.5×1.5 mm2 core consumes 630mW per lane at 12.8Gbps with a 1.8V supply.

AB - We have proposed and verified an efficient architecture for a high-speed I/O transceiver design that implements far-end crosstalk (FEXT) cancellation. In this design, TX preemphasls, used traditionally to reduce ISI, is combined with FEXT cancellation at the transmitter to remove crosstalk-induced Jitter and interference. The architecture has been verified via simulation models based on channel measurement. A prototype implementation of a 12.8Gbps source-synchronous serial link transmitter has been developed in TSMCs 0.18μm CMOS technology. The proposed design consists of three 12.8Gbps data lines that uses a half-rate PLL clock of 6.4GHz. The chip includes a PRBS generator to simplify multi-lane testing. Simulation results show that, even with a 2X reduction in line separation, FEXT cancellation can successfully reduce Jitter by 51.2% UI and widen the eye by 14.5%. The 2.5×1.5 mm2 core consumes 630mW per lane at 12.8Gbps with a 1.8V supply.

UR - http://www.scopus.com/inward/record.url?scp=39049170248&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39049170248&partnerID=8YFLogxK

U2 - 10.1109/CICC.2006.320971

DO - 10.1109/CICC.2006.320971

M3 - Conference contribution

AN - SCOPUS:39049170248

SN - 1424400767

SN - 9781424400768

T3 - Proceedings of the Custom Integrated Circuits Conference

SP - 405

EP - 408

BT - Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006

T2 - IEEE 2006 Custom Integrated Circuits Conference, CICC 2006

Y2 - 10 September 2006 through 13 September 2006

ER -