Feasibility and performance region modeling of analog and digital circuits

Ramesh Harjani, Jianfeng Shao

Research output: Contribution to journalArticle

49 Scopus citations

Abstract

Hierarchy plays a significant role in the design of digital and analog circuits. At each level of the hierarchy it becomes essential to evaluate if a sub-block design is feasible and if so which design style is the best candidate for the particular problem. This paper proposes a general methodology for evaluating the feasibility and the performance of sub-blocks at all levels of the hierarchy. A vertical binary search technique is used to generate the feasibility macromodel and a layered volume-slicing methodology with radial basis functions is used to generate the performance macromodel. Macromodels have been developed and verified for both analog and digital blocks. Analog macromodels have been developed at three different levels of hierarchy (current mirror, opamp, and A/D converter). The impact of different fabrication processes on the performance of analog circuits have also been explored. Though the modeling technique has been fine tuned to handle analog circuits the approach is general and is applicable to both analog and digital circuits. This feature makes it particularly suitable for mixed-signal designs.

Original languageEnglish (US)
Pages (from-to)23-43
Number of pages21
JournalAnalog Integrated Circuits and Signal Processing
Volume10
Issue number1-2
DOIs
StatePublished - Jan 1 1996

Keywords

  • Analog circuit design
  • Feasibility
  • Hierarchical design
  • Macromodeling
  • Modeling
  • Performance

Fingerprint Dive into the research topics of 'Feasibility and performance region modeling of analog and digital circuits'. Together they form a unique fingerprint.

  • Cite this