Fast Mapping-Based High-Level Synthesis of Pipelined Circuits

Chaofan Li, Sachin S. Sapatnekar, Jiang Hu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

High level synthesis (HLS) is often employed as a frequently called kernel in design space exploration (DSE). Therefore, its nontrivial runtime becomes a bottleneck that prevents extensive solution search in DSE. In this work, we develop a mapping-based HLS technique that is fast and friendly to local incremental changes. It exploits the static-single assignment (SSA)-form intermediate representation (IR), starts with direct mapping from the IR to a fully pipelined circuit and performs incremental resource sharing in an iterative manner, which then alters the fully pipelined circuit to a partially pipelined or nonpipelined circuit. An algorithm is also proposed for automatic synthesis of pipeline interlocks to avoid structural hazards incurred by resource conflicts. Experimental results show that the proposed method is fast without loss of circuit performance in terms of throughput.

Original languageEnglish (US)
Title of host publicationProceedings of the 20th International Symposium on Quality Electronic Design, ISQED 2019
PublisherIEEE Computer Society
Pages33-38
Number of pages6
ISBN (Electronic)9781728103921
DOIs
StatePublished - Apr 23 2019
Event20th International Symposium on Quality Electronic Design, ISQED 2019 - Santa Clara, United States
Duration: Mar 6 2019Mar 7 2019

Publication series

NameProceedings - International Symposium on Quality Electronic Design, ISQED
Volume2019-March
ISSN (Print)1948-3287
ISSN (Electronic)1948-3295

Conference

Conference20th International Symposium on Quality Electronic Design, ISQED 2019
CountryUnited States
CitySanta Clara
Period3/6/193/7/19

Fingerprint

Networks (circuits)
Hazards
Pipelines
Throughput
High level synthesis

Cite this

Li, C., Sapatnekar, S. S., & Hu, J. (2019). Fast Mapping-Based High-Level Synthesis of Pipelined Circuits. In Proceedings of the 20th International Symposium on Quality Electronic Design, ISQED 2019 (pp. 33-38). [8697596] (Proceedings - International Symposium on Quality Electronic Design, ISQED; Vol. 2019-March). IEEE Computer Society. https://doi.org/10.1109/ISQED.2019.8697596

Fast Mapping-Based High-Level Synthesis of Pipelined Circuits. / Li, Chaofan; Sapatnekar, Sachin S.; Hu, Jiang.

Proceedings of the 20th International Symposium on Quality Electronic Design, ISQED 2019. IEEE Computer Society, 2019. p. 33-38 8697596 (Proceedings - International Symposium on Quality Electronic Design, ISQED; Vol. 2019-March).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Li, C, Sapatnekar, SS & Hu, J 2019, Fast Mapping-Based High-Level Synthesis of Pipelined Circuits. in Proceedings of the 20th International Symposium on Quality Electronic Design, ISQED 2019., 8697596, Proceedings - International Symposium on Quality Electronic Design, ISQED, vol. 2019-March, IEEE Computer Society, pp. 33-38, 20th International Symposium on Quality Electronic Design, ISQED 2019, Santa Clara, United States, 3/6/19. https://doi.org/10.1109/ISQED.2019.8697596
Li C, Sapatnekar SS, Hu J. Fast Mapping-Based High-Level Synthesis of Pipelined Circuits. In Proceedings of the 20th International Symposium on Quality Electronic Design, ISQED 2019. IEEE Computer Society. 2019. p. 33-38. 8697596. (Proceedings - International Symposium on Quality Electronic Design, ISQED). https://doi.org/10.1109/ISQED.2019.8697596
Li, Chaofan ; Sapatnekar, Sachin S. ; Hu, Jiang. / Fast Mapping-Based High-Level Synthesis of Pipelined Circuits. Proceedings of the 20th International Symposium on Quality Electronic Design, ISQED 2019. IEEE Computer Society, 2019. pp. 33-38 (Proceedings - International Symposium on Quality Electronic Design, ISQED).
@inproceedings{4e3e3cf07621453ab5215ccdf369e09e,
title = "Fast Mapping-Based High-Level Synthesis of Pipelined Circuits",
abstract = "High level synthesis (HLS) is often employed as a frequently called kernel in design space exploration (DSE). Therefore, its nontrivial runtime becomes a bottleneck that prevents extensive solution search in DSE. In this work, we develop a mapping-based HLS technique that is fast and friendly to local incremental changes. It exploits the static-single assignment (SSA)-form intermediate representation (IR), starts with direct mapping from the IR to a fully pipelined circuit and performs incremental resource sharing in an iterative manner, which then alters the fully pipelined circuit to a partially pipelined or nonpipelined circuit. An algorithm is also proposed for automatic synthesis of pipeline interlocks to avoid structural hazards incurred by resource conflicts. Experimental results show that the proposed method is fast without loss of circuit performance in terms of throughput.",
author = "Chaofan Li and Sapatnekar, {Sachin S.} and Jiang Hu",
year = "2019",
month = "4",
day = "23",
doi = "10.1109/ISQED.2019.8697596",
language = "English (US)",
series = "Proceedings - International Symposium on Quality Electronic Design, ISQED",
publisher = "IEEE Computer Society",
pages = "33--38",
booktitle = "Proceedings of the 20th International Symposium on Quality Electronic Design, ISQED 2019",

}

TY - GEN

T1 - Fast Mapping-Based High-Level Synthesis of Pipelined Circuits

AU - Li, Chaofan

AU - Sapatnekar, Sachin S.

AU - Hu, Jiang

PY - 2019/4/23

Y1 - 2019/4/23

N2 - High level synthesis (HLS) is often employed as a frequently called kernel in design space exploration (DSE). Therefore, its nontrivial runtime becomes a bottleneck that prevents extensive solution search in DSE. In this work, we develop a mapping-based HLS technique that is fast and friendly to local incremental changes. It exploits the static-single assignment (SSA)-form intermediate representation (IR), starts with direct mapping from the IR to a fully pipelined circuit and performs incremental resource sharing in an iterative manner, which then alters the fully pipelined circuit to a partially pipelined or nonpipelined circuit. An algorithm is also proposed for automatic synthesis of pipeline interlocks to avoid structural hazards incurred by resource conflicts. Experimental results show that the proposed method is fast without loss of circuit performance in terms of throughput.

AB - High level synthesis (HLS) is often employed as a frequently called kernel in design space exploration (DSE). Therefore, its nontrivial runtime becomes a bottleneck that prevents extensive solution search in DSE. In this work, we develop a mapping-based HLS technique that is fast and friendly to local incremental changes. It exploits the static-single assignment (SSA)-form intermediate representation (IR), starts with direct mapping from the IR to a fully pipelined circuit and performs incremental resource sharing in an iterative manner, which then alters the fully pipelined circuit to a partially pipelined or nonpipelined circuit. An algorithm is also proposed for automatic synthesis of pipeline interlocks to avoid structural hazards incurred by resource conflicts. Experimental results show that the proposed method is fast without loss of circuit performance in terms of throughput.

UR - http://www.scopus.com/inward/record.url?scp=85065163427&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85065163427&partnerID=8YFLogxK

U2 - 10.1109/ISQED.2019.8697596

DO - 10.1109/ISQED.2019.8697596

M3 - Conference contribution

AN - SCOPUS:85065163427

T3 - Proceedings - International Symposium on Quality Electronic Design, ISQED

SP - 33

EP - 38

BT - Proceedings of the 20th International Symposium on Quality Electronic Design, ISQED 2019

PB - IEEE Computer Society

ER -