Fast and accurate estimation of floorplans in logic/high-level synthesis

Kiarash Bazargan, Abhishek Ranjan, Majid Sarrafzadeh

Research output: Contribution to journalConference articlepeer-review

4 Scopus citations


In many applications such as high-level synthesis (HLS) and logic synthesis and possibly engineering change order (ECO) we would like to get fast and accurate estimations of different performance measures of the chip, namely area, delay and power consumption. These measures cannot be estimated with high accuracy unless a fairly detailed layout of the chip, including the floorplan and routing is available, which in turn are very costly processes in terms of running time. As we have entered the deep sub-micron era, we have to deal with designs which contain million gates and up. Not only we should consider the area occupied by the modules, but we also have to consider the wiring congestion. In this paper we propose a cost function that is, in addition to other parameters, a function of the wiring area. We also propose a method, to avoid running the floorplanning process after every change in the design, by considering the possible changes in advance and generating a floorplan which is tolerant to these modifications, i.e., the changes in the netlist does not dramatically change the performance measures of the chip. Experiments are done in the high-level synthesis domain, but the method can be applied to logic synthesis and ECO as well. We gain speedups of 184% on the average over the traditional estimation methods used in HLS.

Original languageEnglish (US)
Pages (from-to)95-100
Number of pages6
JournalProceedings of the IEEE Great Lakes Symposium on VLSI
StatePublished - 2000
EventGLSVLSI 2000: 10th Great Lakes Symposium on VLSI - Chicago, IL, USA
Duration: Mar 2 2000Mar 4 2000


Dive into the research topics of 'Fast and accurate estimation of floorplans in logic/high-level synthesis'. Together they form a unique fingerprint.

Cite this