Exploring fine-grained fault tolerance for nanotechnology devices with the recursive nanobox processor grid

A. J. Kleinosowski, Vasudev V. Pai, Vijay Rangarajan, Priyadarshini Ranganath, Kevin Kleinosowski, Mahesh Subramony, David J. Lilja

Research output: Contribution to journalArticle

10 Scopus citations

Abstract

Advanced molecular nanotechnology devices are predicted to have exceedingly high transient fault rates and large numbers of inherent device defects compared to conventional CMOS devices. We describe and evaluate the Recursive NanoBox Processor Grid as an application specific, fault-tolerant, parallel computing system designed for fabrication with unreliable nanotechnology devices. In this study we construct hardware description language models of a NanoBox Processor cell and evaluate the effectiveness of our recursive fault masking approach in the presence of random errors. Our analysis shows that complex circuits constructed with encoded lookup tables can operate correctly despite 2% of the nodes being in error. The circuits operate partially correct with up to 4% of the nodes being in error.

Original languageEnglish (US)
Article number1695958
Pages (from-to)575-586
Number of pages12
JournalIEEE Transactions on Nanotechnology
Volume5
Issue number5
DOIs
StatePublished - Sep 1 2006

    Fingerprint

Keywords

  • Computer architecture
  • Fault tolerance
  • Logic design
  • Nanotechnology
  • Robustness

Cite this

Kleinosowski, A. J., Pai, V. V., Rangarajan, V., Ranganath, P., Kleinosowski, K., Subramony, M., & Lilja, D. J. (2006). Exploring fine-grained fault tolerance for nanotechnology devices with the recursive nanobox processor grid. IEEE Transactions on Nanotechnology, 5(5), 575-586. [1695958]. https://doi.org/10.1109/TNANO.2006.880901