Exploiting timing error resilience in processor architecture

John Sartori, Rakesh Kumar

Research output: Contribution to journalArticlepeer-review

7 Scopus citations

Fingerprint

Dive into the research topics of 'Exploiting timing error resilience in processor architecture'. Together they form a unique fingerprint.

Keyphrases

Computer Science