Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems

Veni Mohan, Akhilesh Iyer, John Sartori

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Ultra-low-power (ULP) chipsets are in higher demand than ever due to the proliferation of ULP embedded systems to support growing applications like the Internet of Things (IoT), wearables and sensor networks. Since ULP systems are also cost constrained, they tend to employ general purpose processors (GPPs) rather than more energy-efficient ASICs, even though they typically run a single application for the lifetime of the system. Prior work showed that it is possible to reduce the operating voltage and thus the power of such systems without reducing the frequency, since the fixed software stack of a system typically only exercises a subset of a processor's paths, and unexercised paths need not meet timing constraints for the system to work correctly. In this context, we find additional scope for power reduction by intelligently optimizing the processor design based on the system's application-specific activity characteristics to allow an even lower safe operating voltage. We demonstrate automated techniques that maximize the applicationspecific voltage reduction for a system, resulting in 35% additional power savings, on average, compared to the application-specific minimum voltage before optimization and 48% total power savings compared to the original design at nominal voltage.

Original languageEnglish (US)
Title of host publicationProceedings of the 55th Annual Design Automation Conference, DAC 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Print)9781450357005
DOIs
StatePublished - Jun 24 2018
Event55th Annual Design Automation Conference, DAC 2018 - San Francisco, United States
Duration: Jun 24 2018Jun 29 2018

Publication series

NameProceedings - Design Automation Conference
VolumePart F137710
ISSN (Print)0738-100X

Other

Other55th Annual Design Automation Conference, DAC 2018
CountryUnited States
CitySan Francisco
Period6/24/186/29/18

Fingerprint

Energy Efficient
Embedded systems
Embedded Systems
Power System
Workload
Voltage
Scaling
Dependent
Electric potential
Power Saving
Internet of Things
Application specific integrated circuits
Path
Sensor networks
Proliferation
Exercise
Sensor Networks
Categorical or nominal
Voltage scaling
Timing

Keywords

  • Dynamic timing slack
  • Embedded systems
  • Internet of-things
  • Ultra-low-power

Cite this

Mohan, V., Iyer, A., & Sartori, J. (2018). Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems. In Proceedings of the 55th Annual Design Automation Conference, DAC 2018 [a42] (Proceedings - Design Automation Conference; Vol. Part F137710). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/3195970.3196046

Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems. / Mohan, Veni; Iyer, Akhilesh; Sartori, John.

Proceedings of the 55th Annual Design Automation Conference, DAC 2018. Institute of Electrical and Electronics Engineers Inc., 2018. a42 (Proceedings - Design Automation Conference; Vol. Part F137710).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Mohan, V, Iyer, A & Sartori, J 2018, Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems. in Proceedings of the 55th Annual Design Automation Conference, DAC 2018., a42, Proceedings - Design Automation Conference, vol. Part F137710, Institute of Electrical and Electronics Engineers Inc., 55th Annual Design Automation Conference, DAC 2018, San Francisco, United States, 6/24/18. https://doi.org/10.1145/3195970.3196046
Mohan V, Iyer A, Sartori J. Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems. In Proceedings of the 55th Annual Design Automation Conference, DAC 2018. Institute of Electrical and Electronics Engineers Inc. 2018. a42. (Proceedings - Design Automation Conference). https://doi.org/10.1145/3195970.3196046
Mohan, Veni ; Iyer, Akhilesh ; Sartori, John. / Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems. Proceedings of the 55th Annual Design Automation Conference, DAC 2018. Institute of Electrical and Electronics Engineers Inc., 2018. (Proceedings - Design Automation Conference).
@inproceedings{4ccd459b4ed24367aec1f0fa635171cc,
title = "Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems",
abstract = "Ultra-low-power (ULP) chipsets are in higher demand than ever due to the proliferation of ULP embedded systems to support growing applications like the Internet of Things (IoT), wearables and sensor networks. Since ULP systems are also cost constrained, they tend to employ general purpose processors (GPPs) rather than more energy-efficient ASICs, even though they typically run a single application for the lifetime of the system. Prior work showed that it is possible to reduce the operating voltage and thus the power of such systems without reducing the frequency, since the fixed software stack of a system typically only exercises a subset of a processor's paths, and unexercised paths need not meet timing constraints for the system to work correctly. In this context, we find additional scope for power reduction by intelligently optimizing the processor design based on the system's application-specific activity characteristics to allow an even lower safe operating voltage. We demonstrate automated techniques that maximize the applicationspecific voltage reduction for a system, resulting in 35{\%} additional power savings, on average, compared to the application-specific minimum voltage before optimization and 48{\%} total power savings compared to the original design at nominal voltage.",
keywords = "Dynamic timing slack, Embedded systems, Internet of-things, Ultra-low-power",
author = "Veni Mohan and Akhilesh Iyer and John Sartori",
year = "2018",
month = "6",
day = "24",
doi = "10.1145/3195970.3196046",
language = "English (US)",
isbn = "9781450357005",
series = "Proceedings - Design Automation Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "Proceedings of the 55th Annual Design Automation Conference, DAC 2018",

}

TY - GEN

T1 - Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems

AU - Mohan, Veni

AU - Iyer, Akhilesh

AU - Sartori, John

PY - 2018/6/24

Y1 - 2018/6/24

N2 - Ultra-low-power (ULP) chipsets are in higher demand than ever due to the proliferation of ULP embedded systems to support growing applications like the Internet of Things (IoT), wearables and sensor networks. Since ULP systems are also cost constrained, they tend to employ general purpose processors (GPPs) rather than more energy-efficient ASICs, even though they typically run a single application for the lifetime of the system. Prior work showed that it is possible to reduce the operating voltage and thus the power of such systems without reducing the frequency, since the fixed software stack of a system typically only exercises a subset of a processor's paths, and unexercised paths need not meet timing constraints for the system to work correctly. In this context, we find additional scope for power reduction by intelligently optimizing the processor design based on the system's application-specific activity characteristics to allow an even lower safe operating voltage. We demonstrate automated techniques that maximize the applicationspecific voltage reduction for a system, resulting in 35% additional power savings, on average, compared to the application-specific minimum voltage before optimization and 48% total power savings compared to the original design at nominal voltage.

AB - Ultra-low-power (ULP) chipsets are in higher demand than ever due to the proliferation of ULP embedded systems to support growing applications like the Internet of Things (IoT), wearables and sensor networks. Since ULP systems are also cost constrained, they tend to employ general purpose processors (GPPs) rather than more energy-efficient ASICs, even though they typically run a single application for the lifetime of the system. Prior work showed that it is possible to reduce the operating voltage and thus the power of such systems without reducing the frequency, since the fixed software stack of a system typically only exercises a subset of a processor's paths, and unexercised paths need not meet timing constraints for the system to work correctly. In this context, we find additional scope for power reduction by intelligently optimizing the processor design based on the system's application-specific activity characteristics to allow an even lower safe operating voltage. We demonstrate automated techniques that maximize the applicationspecific voltage reduction for a system, resulting in 35% additional power savings, on average, compared to the application-specific minimum voltage before optimization and 48% total power savings compared to the original design at nominal voltage.

KW - Dynamic timing slack

KW - Embedded systems

KW - Internet of-things

KW - Ultra-low-power

UR - http://www.scopus.com/inward/record.url?scp=85053691999&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85053691999&partnerID=8YFLogxK

U2 - 10.1145/3195970.3196046

DO - 10.1145/3195970.3196046

M3 - Conference contribution

AN - SCOPUS:85053691999

SN - 9781450357005

T3 - Proceedings - Design Automation Conference

BT - Proceedings of the 55th Annual Design Automation Conference, DAC 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -