Efficient strategy for developing a simulator for a novel concurrent multithreaded processor architecture

Jian Huang, David J. Lilja

Research output: Contribution to conferencePaper

8 Scopus citations

Abstract

In developing a simulator for a new processor architecture, it often is not clear whether it is more efficient to write a new simulator or to modify an existing simulator. Writing a new simulator forces the processor architect to develop or adapt all of the related software tools. However, modifying an existing simulator and related tools, which are usually not well-documented, can be time-consuming and error-prone. We describe the SImulator for Multithreaded Computer Architectures (SIMCA) that was developed with the primary goal of obtaining a functional simulator as quickly as possible to begin evaluating the superthreaded architecture. The performance of the simulator itself was important, but secondary. We achieved our goal using a technique called process-pipelining that exploits the unique features of this new architecture to hide the details of the underlying simulator. This approach allowed us to quickly produce a functional simulator whose performance is only 3.8-4.9 times slower than the base simulator.

Original languageEnglish (US)
Pages185-191
Number of pages7
StatePublished - Jan 1 1998
EventProceedings of the 1998 6th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunications Systems, MASCOTS - Montreal, Can
Duration: Jul 19 1998Jul 24 1998

Other

OtherProceedings of the 1998 6th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunications Systems, MASCOTS
CityMontreal, Can
Period7/19/987/24/98

Fingerprint Dive into the research topics of 'Efficient strategy for developing a simulator for a novel concurrent multithreaded processor architecture'. Together they form a unique fingerprint.

  • Cite this

    Huang, J., & Lilja, D. J. (1998). Efficient strategy for developing a simulator for a novel concurrent multithreaded processor architecture. 185-191. Paper presented at Proceedings of the 1998 6th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunications Systems, MASCOTS, Montreal, Can, .