Efficient and scalable cross-ISA virtualization of hardware transactional memory

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Scopus citations

Abstract

System virtualization is a key enabling technology. However, existing virtualization techniques suffer from a significant limitation due to their limited cross-ISA support for emerging architecture-specific hardware extensions. To address this issue, we make the first attempt at hardware transactional memory (HTM), which has been supported by modern multi-core processors and used by more and more applications to simplify concurrent programming. In particular, we propose an efficient and scalable mechanism to support cross- ISA virtualization of HTMs. The mechanism emulates guest HTMs using host HTMs, and tries to preserve as much as possible the performance and the scalability of guest applications. Experimental results on STAMP benchmarks show that an average of 2.3X and 12.6X performance speedup can be achieved respectively for x86-64 and PowerPC64 guest applications on an x86-64 host machine. Moreover, it can attain similar scalability to the native execution of the applications.

Original languageEnglish (US)
Title of host publicationCGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization
EditorsJason Mars, Lingjia Tang, Jingling Xue, Peng Wu
PublisherAssociation for Computing Machinery, Inc
Pages107-120
Number of pages14
ISBN (Electronic)9781450370479
DOIs
StatePublished - Feb 22 2020
Event18th ACM/IEEE International Symposium on Code Generation and Optimization, CGO 2020 - San Diego, United States
Duration: Feb 22 2020Feb 26 2020

Publication series

NameCGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization

Conference

Conference18th ACM/IEEE International Symposium on Code Generation and Optimization, CGO 2020
CountryUnited States
CitySan Diego
Period2/22/202/26/20

Bibliographical note

Funding Information:
This material is based upon work supported by the National Science Foundation under Grant No. CNS-1514444.

Funding Information:
We are very grateful to the anonymous reviewers for their valuable comments and feedback. This material is based upon work supported by the National Science Foundation under Grant No. CNS-1514444. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of the National Science Foundation.

Keywords

  • Cross-ISA
  • DBT
  • HTM
  • System Virtualization

Fingerprint Dive into the research topics of 'Efficient and scalable cross-ISA virtualization of hardware transactional memory'. Together they form a unique fingerprint.

Cite this