Design space exploration for efficient computing in Solid State drives with the Storage Processing Unit

Manas Minglani; Ashwin Nagarajan; Sneha Deshapande; Luke Everson; David J Lilja

doi:10.1109/NAS.2015.7255225

Design space exploration for efficient computing in Solid State drives with the Storage Processing Unit

Manas Minglani, Ashwin Nagarajan, Sneha Deshapande, Luke Everson, David J Lilja

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Computer architects face two major challenges in building future exa-scale systems: high energy consumption and the increasing gap between processor and storage speeds. Moving the processing closer to the data, inside the persistent storage, will help mitigate these challenges. This will result in a hierarchical compute structure across the system with a major component of the processing hierarchy inside the Solid State Drive. This new architecture is called the Storage Processing Unit. We perform design space exploration and propose several optimizations to the application space and the architectural space. This research significantly improves the energy use and performance of the system. We observe energy savings from 11-423X and performance gains from 4-66X for applications including k-means, Sparse BLAS, and others.

Original language	English (US)
Title of host publication	Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	87-94
Number of pages	8
ISBN (Electronic)	9781467378918
DOIs	https://doi.org/10.1109/NAS.2015.7255225
State	Published - Sep 10 2015
Event	10th IEEE International Conference on Networking, Architecture and Storage, NAS 2015 - Boston, United States Duration: Aug 6 2015 → Aug 7 2015

Publication series

Name	Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015

Other

Other	10th IEEE International Conference on Networking, Architecture and Storage, NAS 2015
Country/Territory	United States
City	Boston
Period	8/6/15 → 8/7/15

Bibliographical note

Publisher Copyright:
© 2015 IEEE.

Keywords

Active flash
SSD architecture
energy-efficient computing
hierarchical computation
performance evaluation
storage systems

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Publisher link

10.1109/NAS.2015.7255225

Find It

Find It at U of M Libraries

Cite this

Minglani, M., Nagarajan, A., Deshapande, S., Everson, L., & Lilja, D. J. (2015). Design space exploration for efficient computing in Solid State drives with the Storage Processing Unit. In Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015 (pp. 87-94). [7255225] (Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/NAS.2015.7255225

Design space exploration for efficient computing in Solid State drives with the Storage Processing Unit. / Minglani, Manas; Nagarajan, Ashwin; Deshapande, Sneha et al.

Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015. Institute of Electrical and Electronics Engineers Inc., 2015. p. 87-94 7255225 (Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Minglani, M, Nagarajan, A, Deshapande, S, Everson, L & Lilja, DJ 2015, Design space exploration for efficient computing in Solid State drives with the Storage Processing Unit. in Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015., 7255225, Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015, Institute of Electrical and Electronics Engineers Inc., pp. 87-94, 10th IEEE International Conference on Networking, Architecture and Storage, NAS 2015, Boston, United States, 8/6/15. https://doi.org/10.1109/NAS.2015.7255225

Minglani M, Nagarajan A, Deshapande S, Everson L, Lilja DJ. Design space exploration for efficient computing in Solid State drives with the Storage Processing Unit. In Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015. Institute of Electrical and Electronics Engineers Inc. 2015. p. 87-94. 7255225. (Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015). doi: 10.1109/NAS.2015.7255225

Minglani, Manas ; Nagarajan, Ashwin ; Deshapande, Sneha et al. / Design space exploration for efficient computing in Solid State drives with the Storage Processing Unit. Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015. Institute of Electrical and Electronics Engineers Inc., 2015. pp. 87-94 (Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015).

@inproceedings{96fd81a6803447ad912506858bbec85c,

title = "Design space exploration for efficient computing in Solid State drives with the Storage Processing Unit",

abstract = "Computer architects face two major challenges in building future exa-scale systems: high energy consumption and the increasing gap between processor and storage speeds. Moving the processing closer to the data, inside the persistent storage, will help mitigate these challenges. This will result in a hierarchical compute structure across the system with a major component of the processing hierarchy inside the Solid State Drive. This new architecture is called the Storage Processing Unit. We perform design space exploration and propose several optimizations to the application space and the architectural space. This research significantly improves the energy use and performance of the system. We observe energy savings from 11-423X and performance gains from 4-66X for applications including k-means, Sparse BLAS, and others.",

keywords = "Active flash, SSD architecture, energy-efficient computing, hierarchical computation, performance evaluation, storage systems",

author = "Manas Minglani and Ashwin Nagarajan and Sneha Deshapande and Luke Everson and Lilja, {David J}",

note = "Publisher Copyright: {\textcopyright} 2015 IEEE.; 10th IEEE International Conference on Networking, Architecture and Storage, NAS 2015 ; Conference date: 06-08-2015 Through 07-08-2015",

year = "2015",

month = sep,

day = "10",

doi = "10.1109/NAS.2015.7255225",

language = "English (US)",

series = "Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "87--94",

booktitle = "Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015",

}

TY - GEN

T1 - Design space exploration for efficient computing in Solid State drives with the Storage Processing Unit

AU - Minglani, Manas

AU - Nagarajan, Ashwin

AU - Deshapande, Sneha

AU - Everson, Luke

AU - Lilja, David J

PY - 2015/9/10

Y1 - 2015/9/10

N2 - Computer architects face two major challenges in building future exa-scale systems: high energy consumption and the increasing gap between processor and storage speeds. Moving the processing closer to the data, inside the persistent storage, will help mitigate these challenges. This will result in a hierarchical compute structure across the system with a major component of the processing hierarchy inside the Solid State Drive. This new architecture is called the Storage Processing Unit. We perform design space exploration and propose several optimizations to the application space and the architectural space. This research significantly improves the energy use and performance of the system. We observe energy savings from 11-423X and performance gains from 4-66X for applications including k-means, Sparse BLAS, and others.

AB - Computer architects face two major challenges in building future exa-scale systems: high energy consumption and the increasing gap between processor and storage speeds. Moving the processing closer to the data, inside the persistent storage, will help mitigate these challenges. This will result in a hierarchical compute structure across the system with a major component of the processing hierarchy inside the Solid State Drive. This new architecture is called the Storage Processing Unit. We perform design space exploration and propose several optimizations to the application space and the architectural space. This research significantly improves the energy use and performance of the system. We observe energy savings from 11-423X and performance gains from 4-66X for applications including k-means, Sparse BLAS, and others.

KW - Active flash

KW - SSD architecture

KW - energy-efficient computing

KW - hierarchical computation

KW - performance evaluation

KW - storage systems

UR - http://www.scopus.com/inward/record.url?scp=84960913114&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84960913114&partnerID=8YFLogxK

U2 - 10.1109/NAS.2015.7255225

DO - 10.1109/NAS.2015.7255225

M3 - Conference contribution

AN - SCOPUS:84960913114

T3 - Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015

SP - 87

EP - 94

BT - Proceedings of the 2015 IEEE International Conference on Networking, Architecture and Storage, NAS 2015

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 10th IEEE International Conference on Networking, Architecture and Storage, NAS 2015

Y2 - 6 August 2015 through 7 August 2015

ER -

Design space exploration for efficient computing in Solid State drives with the Storage Processing Unit

Abstract

Publication series

Other

Bibliographical note

Keywords

UN SDGs

Publisher link

Find It

Other files and links

Fingerprint

Cite this