Design of multigigabit multiplexer-loop-based decision feedback equalizers

Keshab K. Parhi

doi:10.1109/TVLSI.2004.842935

Design of multigigabit multiplexer-loop-based decision feedback equalizers

Keshab K. Parhi

Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

51 Scopus citations

Abstract

This paper presents novel approaches for pipelining of parallel nested multiplexer loops and decision feedback equalizers (DFEs) based on look-ahead techniques. Look-ahead techniques can be applied to pipeline a nested multiplexer loop in many possible ways. It is shown that not all the look-ahead approaches necessarily result in improved performance. A novel look-ahead approach is identified, which can guarantee improvement in performance either in the form of pipelining or parallelism. The proposed technique is demonstrated and applied to design multiplexer-loop-based DFEs with throughput in the range of 3.125-10 Gb/s.

Original language	English (US)
Pages (from-to)	489-493
Number of pages	5
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	13
Issue number	4
DOIs	https://doi.org/10.1109/TVLSI.2004.842935
State	Published - Apr 2005

Keywords

Decision feedback equalizers (DFEs)
Look-ahead
Multiplexer loop
Pipelining

Publisher link

10.1109/TVLSI.2004.842935

Find It

Find It at U of M Libraries

Cite this

@article{bfb46b0f96284522b23d474956d65129,

title = "Design of multigigabit multiplexer-loop-based decision feedback equalizers",

abstract = "This paper presents novel approaches for pipelining of parallel nested multiplexer loops and decision feedback equalizers (DFEs) based on look-ahead techniques. Look-ahead techniques can be applied to pipeline a nested multiplexer loop in many possible ways. It is shown that not all the look-ahead approaches necessarily result in improved performance. A novel look-ahead approach is identified, which can guarantee improvement in performance either in the form of pipelining or parallelism. The proposed technique is demonstrated and applied to design multiplexer-loop-based DFEs with throughput in the range of 3.125-10 Gb/s.",

keywords = "Decision feedback equalizers (DFEs), Look-ahead, Multiplexer loop, Pipelining",

author = "Parhi, {Keshab K.}",

year = "2005",

month = apr,

doi = "10.1109/TVLSI.2004.842935",

language = "English (US)",

volume = "13",

pages = "489--493",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "4",

}

TY - JOUR

T1 - Design of multigigabit multiplexer-loop-based decision feedback equalizers

AU - Parhi, Keshab K.

PY - 2005/4

Y1 - 2005/4

N2 - This paper presents novel approaches for pipelining of parallel nested multiplexer loops and decision feedback equalizers (DFEs) based on look-ahead techniques. Look-ahead techniques can be applied to pipeline a nested multiplexer loop in many possible ways. It is shown that not all the look-ahead approaches necessarily result in improved performance. A novel look-ahead approach is identified, which can guarantee improvement in performance either in the form of pipelining or parallelism. The proposed technique is demonstrated and applied to design multiplexer-loop-based DFEs with throughput in the range of 3.125-10 Gb/s.

AB - This paper presents novel approaches for pipelining of parallel nested multiplexer loops and decision feedback equalizers (DFEs) based on look-ahead techniques. Look-ahead techniques can be applied to pipeline a nested multiplexer loop in many possible ways. It is shown that not all the look-ahead approaches necessarily result in improved performance. A novel look-ahead approach is identified, which can guarantee improvement in performance either in the form of pipelining or parallelism. The proposed technique is demonstrated and applied to design multiplexer-loop-based DFEs with throughput in the range of 3.125-10 Gb/s.

KW - Decision feedback equalizers (DFEs)

KW - Look-ahead

KW - Multiplexer loop

KW - Pipelining

UR - http://www.scopus.com/inward/record.url?scp=16444370574&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=16444370574&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2004.842935

DO - 10.1109/TVLSI.2004.842935

M3 - Article

AN - SCOPUS:16444370574

SN - 1063-8210

VL - 13

SP - 489

EP - 493

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IS - 4

ER -

Design of multigigabit multiplexer-loop-based decision feedback equalizers

Abstract

Keywords

Publisher link

Find It

Other files and links

Fingerprint

Cite this