Design of high-performance DSP systems

Keshab K Parhi, Francky Catthoor

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This tutorial presents system level design approaches for implementation of high-performance real-time DSP systems. The emphasis is on tradeoffs with respect to area, power and speed using design approaches ranging from algorithm level to architecture level to implementation levels. The topics covered include design of fast digital filters and transforms, low power system design using techniques such as supply voltage reduction, retiming, number splitting, memory access reduction, implementation styles such as synchronous, self-timed, and wave pipelining, implementation of arithmetic modules using two's complement and redundant numbers, high-level transformations such as retiming, folding, architecture exploration using clustering, sharing, partitioning, hardware-software codesign, and scheduling and synthesis.

Original languageEnglish (US)
Pages (from-to)447-507
Number of pages61
JournalProceedings - IEEE International Symposium on Circuits and Systems
StatePublished - Jan 1 1996

Fingerprint

Digital filters
Systems analysis
Scheduling
Data storage equipment
Electric potential
Hardware-software codesign

Cite this

Design of high-performance DSP systems. / Parhi, Keshab K; Catthoor, Francky.

In: Proceedings - IEEE International Symposium on Circuits and Systems, 01.01.1996, p. 447-507.

Research output: Contribution to journalArticle

@article{d2aabe963f974fb9b6c5b84647985426,
title = "Design of high-performance DSP systems",
abstract = "This tutorial presents system level design approaches for implementation of high-performance real-time DSP systems. The emphasis is on tradeoffs with respect to area, power and speed using design approaches ranging from algorithm level to architecture level to implementation levels. The topics covered include design of fast digital filters and transforms, low power system design using techniques such as supply voltage reduction, retiming, number splitting, memory access reduction, implementation styles such as synchronous, self-timed, and wave pipelining, implementation of arithmetic modules using two's complement and redundant numbers, high-level transformations such as retiming, folding, architecture exploration using clustering, sharing, partitioning, hardware-software codesign, and scheduling and synthesis.",
author = "Parhi, {Keshab K} and Francky Catthoor",
year = "1996",
month = "1",
day = "1",
language = "English (US)",
pages = "447--507",
journal = "Proceedings - IEEE International Symposium on Circuits and Systems",
issn = "0271-4310",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Design of high-performance DSP systems

AU - Parhi, Keshab K

AU - Catthoor, Francky

PY - 1996/1/1

Y1 - 1996/1/1

N2 - This tutorial presents system level design approaches for implementation of high-performance real-time DSP systems. The emphasis is on tradeoffs with respect to area, power and speed using design approaches ranging from algorithm level to architecture level to implementation levels. The topics covered include design of fast digital filters and transforms, low power system design using techniques such as supply voltage reduction, retiming, number splitting, memory access reduction, implementation styles such as synchronous, self-timed, and wave pipelining, implementation of arithmetic modules using two's complement and redundant numbers, high-level transformations such as retiming, folding, architecture exploration using clustering, sharing, partitioning, hardware-software codesign, and scheduling and synthesis.

AB - This tutorial presents system level design approaches for implementation of high-performance real-time DSP systems. The emphasis is on tradeoffs with respect to area, power and speed using design approaches ranging from algorithm level to architecture level to implementation levels. The topics covered include design of fast digital filters and transforms, low power system design using techniques such as supply voltage reduction, retiming, number splitting, memory access reduction, implementation styles such as synchronous, self-timed, and wave pipelining, implementation of arithmetic modules using two's complement and redundant numbers, high-level transformations such as retiming, folding, architecture exploration using clustering, sharing, partitioning, hardware-software codesign, and scheduling and synthesis.

UR - http://www.scopus.com/inward/record.url?scp=0029707488&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029707488&partnerID=8YFLogxK

M3 - Article

SP - 447

EP - 507

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

SN - 0271-4310

ER -