Abstract
Physical Unclonable Functions (PUF) have to be highly reliable especially when it is being used along with cryptographic hash modules for key generation. To achieve ultrahigh reliability, the conventional approach employs error correction codes (ECC) based on helper data input. Such an approach not only increases the hardware overhead of the PUF but also reduces the entropy of the system, resulting in both hardware and software security issues. In this paper we design a compact and highly reliable PUF architecture based on resistive random access memory (RRAM). We propose a new design where the sum of the read-out currents of multiple RRAM cells is used for generating one response bit. This method statistically minimizes any early-lifetime failure due to RRAM retention degradation at high temperature or under voltage stress. We employ a device model that is calibrated with IMEC HfOx RRAM experimental data and show that with 8 cells per bit, we can ensure 99.9999% reliability) for a lifetime >10 years at 125°C. We embed the RRAM PUF into SHA-256 and show that the hardware overhead of the proposed RRAM PUF based architecture is significantly lower than one that uses a traditional RRAM PUF with ECC.
Original language | English (US) |
---|---|
Title of host publication | ISCAS 2016 - IEEE International Symposium on Circuits and Systems |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 2326-2329 |
Number of pages | 4 |
ISBN (Electronic) | 9781479953400 |
DOIs | |
State | Published - Jul 29 2016 |
Externally published | Yes |
Event | 2016 IEEE International Symposium on Circuits and Systems, ISCAS 2016 - Montreal, Canada Duration: May 22 2016 → May 25 2016 |
Publication series
Name | Proceedings - IEEE International Symposium on Circuits and Systems |
---|---|
Volume | 2016-July |
ISSN (Print) | 0271-4310 |
Other
Other | 2016 IEEE International Symposium on Circuits and Systems, ISCAS 2016 |
---|---|
Country/Territory | Canada |
City | Montreal |
Period | 5/22/16 → 5/25/16 |
Bibliographical note
Publisher Copyright:© 2016 IEEE.
Keywords
- hardware security
- Physical unclonable function
- resistive memory