Skip to main navigation Skip to search Skip to main content

Customizable Computing - From Single Chip to Datacenters

  • Jason Cong
  • , Zhenman Fang
  • , Muhuan Huang
  • , Peng Wei
  • , Di Wu
  • , Cody Hao Yu

Research output: Contribution to journalArticlepeer-review

Abstract

Since its establishment in 2009, the Center for Domain-Specific Computing (CDSC) has focused on customizable computing. We believe that future computing systems will be customizable with extensive use of accelerators, as custom-designed accelerators often provide 10-100X performance/energy efficiency over the general-purpose processors. Such an accelerator-rich architecture presents a fundamental departure from the classical von Neumann architecture, which emphasizes efficient sharing of the executions of different instructions on a common pipeline, providing an elegant solution when the computing resource is scarce. In contrast, the accelerator-rich architecture features heterogeneity and customization for energy efficiency; this is better suited for energy-constrained designs where the silicon resource is abundant and spatial computing is favored - which has been the case with the end of Dennard scaling. Currently, customizable computing has garnered great interest; for example, this is evident by Intel's $17 billion acquisition of Altera in 2015 and Amazon's introduction of field-programmable gate-arrays (FPGAs) in its AWS public cloud. In this paper, we present an overview of the research programs and accomplishments of CDSC on customizable computing, from single chip to server node and to datacenters, with extensive use of composable accelerators and FPGAs. We highlight our successes in several application domains, such as medical imaging, machine learning, and computational genomics. In addition to architecture innovations, an equally important research dimension enables automation for customized computing. This includes automated compilation for combining source-code-level transformation for high-level synthesis with efficient parameterized architecture template generations, and efficient runtime support for scheduling and transparent resource management for integration of FPGAs for datacenter-scale acceleration with support to the existing programming interfaces, such as MapReduce, Hadoop, and Spark, for large-scale distributed computation. We will present the latest progress in these areas, and also discuss the challenges and opportunities ahead.

Original languageEnglish (US)
Article number8566145
Pages (from-to)185-203
Number of pages19
JournalProceedings of the IEEE
Volume107
Issue number1
DOIs
StatePublished - Jan 2019
Externally publishedYes

Bibliographical note

Publisher Copyright:
© 1963-2012 IEEE.

Keywords

  • Accelerator-rich architecture
  • CPU-FPGA
  • customizable computing
  • FPGA cloud
  • specialized acceleration

Fingerprint

Dive into the research topics of 'Customizable Computing - From Single Chip to Datacenters'. Together they form a unique fingerprint.

Cite this