TY - JOUR
T1 - Constrained partial response receivers for high-speed links
AU - Ahmadi, Mahmoud Reza
AU - Moon, Jaekyun
AU - Harjani, Ramesh
PY - 2008/10
Y1 - 2008/10
N2 - This paper presents an architecture and an optimization framework that uses partial response (PR) equalization for high-speed links. PR equalization is achieved through a combined use of linear transmit equalization and decision feedback equalization (DFE). This technique outperforms full-channel/impulse equalization for a wide range of channels in wireline communication. The constrained PR response equalization technique presented here improves eye openings, reduces the overall bit error rate, and reduces crosstalk impact for a large class of channels while maintaining a simple implementation. The new transceiver architecture proposed is particularly well suited for high-speed multichannel applications due to the mitigated DFE loop timing constraint. In comparison with duobinary equalization, the proposed PR architecture improves the eye height and eye width of the receiver by 28% and 10%, respectively, at 10 Gb/s and by 19% and 7%, respectively, at 15 Gb/s. The performance improvements in comparison to impulse equalization are even larger.
AB - This paper presents an architecture and an optimization framework that uses partial response (PR) equalization for high-speed links. PR equalization is achieved through a combined use of linear transmit equalization and decision feedback equalization (DFE). This technique outperforms full-channel/impulse equalization for a wide range of channels in wireline communication. The constrained PR response equalization technique presented here improves eye openings, reduces the overall bit error rate, and reduces crosstalk impact for a large class of channels while maintaining a simple implementation. The new transceiver architecture proposed is particularly well suited for high-speed multichannel applications due to the mitigated DFE loop timing constraint. In comparison with duobinary equalization, the proposed PR architecture improves the eye height and eye width of the receiver by 28% and 10%, respectively, at 10 Gb/s and by 19% and 7%, respectively, at 15 Gb/s. The performance improvements in comparison to impulse equalization are even larger.
KW - Bit error rate (BER)
KW - Decision feedback equalization (DFE)
KW - Minimum mean-squared error (MMSE)
KW - Partial response (PR)
KW - Pulse amplitude modulation (2-PAM)
UR - http://www.scopus.com/inward/record.url?scp=55649117781&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=55649117781&partnerID=8YFLogxK
U2 - 10.1109/TCSII.2008.2001983
DO - 10.1109/TCSII.2008.2001983
M3 - Article
AN - SCOPUS:55649117781
SN - 1549-7747
VL - 55
SP - 1006
EP - 1010
JO - IEEE Transactions on Circuits and Systems II: Express Briefs
JF - IEEE Transactions on Circuits and Systems II: Express Briefs
IS - 10
ER -