Computing-in-memory with spintronics

Shubham Jain; Sachin S Sapatnekar; Jian Ping Wang; Kaushik Roy; Anand Raghunathan

doi:10.23919/DATE.2018.8342277

Computing-in-memory with spintronics

Shubham Jain, Sachin S Sapatnekar, Jian Ping Wang, Kaushik Roy, Anand Raghunathan

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

20 Scopus citations

Abstract

In-memory computing is a promising approach to alleviating the processor-memory data transfer bottleneck in computing systems. While spintronics has attracted great interest as a non-volatile memory technology, recent work has shown that its unique properties can also enable in-memory computing. We summarize efforts in this direction, and describe three different designs that enhance STT-MRAM to perform logic, arithmetic, and vector operations and evaluate transcendental functions within memory arrays.

Original language	English (US)
Title of host publication	Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	1640-1645
Number of pages	6
ISBN (Electronic)	9783981926316
DOIs	https://doi.org/10.23919/DATE.2018.8342277
State	Published - Apr 19 2018
Event	2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018 - Dresden, Germany Duration: Mar 19 2018 → Mar 23 2018

Publication series

Name	Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018
Volume	2018-January

Other

Other	2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018
Country/Territory	Germany
City	Dresden
Period	3/19/18 → 3/23/18

Bibliographical note

Publisher Copyright:
© 2018 EDAA.

Publisher link

10.23919/DATE.2018.8342277

Find It

Find It at U of M Libraries

Cite this

Jain, S., Sapatnekar, S. S., Wang, J. P., Roy, K., & Raghunathan, A. (2018). Computing-in-memory with spintronics. In Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018 (pp. 1640-1645). (Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018; Vol. 2018-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.23919/DATE.2018.8342277

Computing-in-memory with spintronics. / Jain, Shubham; Sapatnekar, Sachin S ; Wang, Jian Ping et al.
Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. Institute of Electrical and Electronics Engineers Inc., 2018. p. 1640-1645 (Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018; Vol. 2018-January).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Jain, S, Sapatnekar, SS , Wang, JP, Roy, K & Raghunathan, A 2018, Computing-in-memory with spintronics. in Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018, vol. 2018-January, Institute of Electrical and Electronics Engineers Inc., pp. 1640-1645, 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018, Dresden, Germany, 3/19/18. https://doi.org/10.23919/DATE.2018.8342277

Jain S, Sapatnekar SS , Wang JP, Roy K, Raghunathan A. Computing-in-memory with spintronics. In Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. Institute of Electrical and Electronics Engineers Inc. 2018. p. 1640-1645. (Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018). doi: 10.23919/DATE.2018.8342277

Jain, Shubham ; Sapatnekar, Sachin S ; Wang, Jian Ping et al. / Computing-in-memory with spintronics. Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 1640-1645 (Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018).

@inproceedings{23c4d1b1b29e49cdb5f98dfd2ab3d6e8,

title = "Computing-in-memory with spintronics",

abstract = "In-memory computing is a promising approach to alleviating the processor-memory data transfer bottleneck in computing systems. While spintronics has attracted great interest as a non-volatile memory technology, recent work has shown that its unique properties can also enable in-memory computing. We summarize efforts in this direction, and describe three different designs that enhance STT-MRAM to perform logic, arithmetic, and vector operations and evaluate transcendental functions within memory arrays.",

author = "Shubham Jain and Sapatnekar, {Sachin S} and Wang, {Jian Ping} and Kaushik Roy and Anand Raghunathan",

note = "Publisher Copyright: {\textcopyright} 2018 EDAA.; 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018 ; Conference date: 19-03-2018 Through 23-03-2018",

year = "2018",

month = apr,

day = "19",

doi = "10.23919/DATE.2018.8342277",

language = "English (US)",

series = "Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "1640--1645",

booktitle = "Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018",

}

TY - GEN

T1 - Computing-in-memory with spintronics

AU - Jain, Shubham

AU - Sapatnekar, Sachin S

AU - Wang, Jian Ping

AU - Roy, Kaushik

AU - Raghunathan, Anand

PY - 2018/4/19

Y1 - 2018/4/19

N2 - In-memory computing is a promising approach to alleviating the processor-memory data transfer bottleneck in computing systems. While spintronics has attracted great interest as a non-volatile memory technology, recent work has shown that its unique properties can also enable in-memory computing. We summarize efforts in this direction, and describe three different designs that enhance STT-MRAM to perform logic, arithmetic, and vector operations and evaluate transcendental functions within memory arrays.

AB - In-memory computing is a promising approach to alleviating the processor-memory data transfer bottleneck in computing systems. While spintronics has attracted great interest as a non-volatile memory technology, recent work has shown that its unique properties can also enable in-memory computing. We summarize efforts in this direction, and describe three different designs that enhance STT-MRAM to perform logic, arithmetic, and vector operations and evaluate transcendental functions within memory arrays.

UR - http://www.scopus.com/inward/record.url?scp=85048840717&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85048840717&partnerID=8YFLogxK

U2 - 10.23919/DATE.2018.8342277

DO - 10.23919/DATE.2018.8342277

M3 - Conference contribution

AN - SCOPUS:85048840717

T3 - Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018

SP - 1640

EP - 1645

BT - Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018

Y2 - 19 March 2018 through 23 March 2018

ER -

Computing-in-memory with spintronics

Abstract

Publication series

Other

Bibliographical note

Publisher link

Find It

Other files and links

Fingerprint

Cite this