Skip to main navigation
Skip to search
Skip to main content
Sort by
Keyphrases
Design Process
100%
Design Exploration
100%
Compact Model
100%
Carbon Nanotube Transistors
100%
22nm CMOS
30%
Design Research
20%
Schottky Barrier
20%
Low Power Applications
20%
Design Space
10%
Physical Modeling
10%
Energy Consumption
10%
Inverter
10%
Gate Dielectric
10%
Chirality
10%
Bias Voltage
10%
Supply Voltage
10%
CMOS Technology
10%
Surface Potential
10%
Process Variation
10%
Transistor Device
10%
Fixed Energy
10%
Process Conditions
10%
Transistor Circuits
10%
Power Reduction
10%
Speed-power
10%
Design Condition
10%
Contact Process
10%
Simulation Efficiency
10%
Contact Material
10%
Material Variability
10%
Process Space
10%
Layout Parasitics
10%
Maximum Tolerance
10%
Large-scale Design
10%
Diameter Ranges
10%
Gate Bias
10%
Engineering
Carbon Nanotubes
100%
Process Design
100%
Transistor
100%
Schottky Barrier
20%
Fits and Tolerances
10%
Physical Modeling
10%
Design Space
10%
Gate Dielectric
10%
Design Condition
10%
Gate Bias
10%
Bias Voltage
10%
Do Model
10%
Process Condition
10%
Nanoscale
10%
Supply Voltage
10%
Surface Potential
10%
Inverter
10%
Process Variation
10%
Material Science
Transistor
100%
Carbon Nanotubes
100%
Electronic Circuit
20%
Schottky Barrier
20%
Chirality
10%
Dielectric Material
10%