Calculation of minimum number of registers in 2-D discrete wavelet transforms using lapped block processing

Tracy C. Denk, Keshab K Parhi

Research output: Contribution to journalArticle

20 Citations (Scopus)

Abstract

This paper considers architecture design of lapped block processing based discrete wavelet transforms. The emphasis is on computing the minimum number of registers required for various data format converters. Using life-time analysis, it is shown that the total number of on-chip line delays required for this architecture is approximately (N-1) where N is the order of the FIR filters used for the computation of the discrete wavelet transform.

Original languageEnglish (US)
Pages (from-to)77-80
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume3
StatePublished - Dec 1 1994

Fingerprint

Discrete wavelet transforms
FIR filters
Electric delay lines
Processing

Cite this

@article{75791c6121894dce83af6a62c2e77779,
title = "Calculation of minimum number of registers in 2-D discrete wavelet transforms using lapped block processing",
abstract = "This paper considers architecture design of lapped block processing based discrete wavelet transforms. The emphasis is on computing the minimum number of registers required for various data format converters. Using life-time analysis, it is shown that the total number of on-chip line delays required for this architecture is approximately (N-1) where N is the order of the FIR filters used for the computation of the discrete wavelet transform.",
author = "Denk, {Tracy C.} and Parhi, {Keshab K}",
year = "1994",
month = "12",
day = "1",
language = "English (US)",
volume = "3",
pages = "77--80",
journal = "Proceedings - IEEE International Symposium on Circuits and Systems",
issn = "0271-4310",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Calculation of minimum number of registers in 2-D discrete wavelet transforms using lapped block processing

AU - Denk, Tracy C.

AU - Parhi, Keshab K

PY - 1994/12/1

Y1 - 1994/12/1

N2 - This paper considers architecture design of lapped block processing based discrete wavelet transforms. The emphasis is on computing the minimum number of registers required for various data format converters. Using life-time analysis, it is shown that the total number of on-chip line delays required for this architecture is approximately (N-1) where N is the order of the FIR filters used for the computation of the discrete wavelet transform.

AB - This paper considers architecture design of lapped block processing based discrete wavelet transforms. The emphasis is on computing the minimum number of registers required for various data format converters. Using life-time analysis, it is shown that the total number of on-chip line delays required for this architecture is approximately (N-1) where N is the order of the FIR filters used for the computation of the discrete wavelet transform.

UR - http://www.scopus.com/inward/record.url?scp=0028582309&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028582309&partnerID=8YFLogxK

M3 - Article

VL - 3

SP - 77

EP - 80

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

SN - 0271-4310

ER -