Buffering global interconnects in structured ASIC design

Tianpei Zhang; Sachin S Sapatnekar

Buffering global interconnects in structured ASIC design

Tianpei Zhang, Sachin S Sapatnekar

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5 Scopus citations

Abstract

Structured ASICs present an attractive alternative to reducing de-sign costs and turnaround times in nanometer designs. As with conven-tional ASICs, such designs require global wires to be buffered. However, via-programmable designs must prefabricate and preplace buffers in the layout. This oaper proposes a novel and accurate statistical estimation technique jo. distributing prefabricated buffers through a layout. It employs Rent's rule to estimate the buffer distribution required for the layout, so that an appropriate structured ASIC may be selected for the design. Experimental results show that the estimation for a uniform buffer distribution is accurate and economic.

Original language	English (US)
Title of host publication	Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005
Pages	23-26
Number of pages	4
State	Published - Dec 1 2005
Event	2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005 - Shanghai, China Duration: Jan 18 2005 → Jan 21 2005

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Volume	1

Other

Other	2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005
Country	China
City	Shanghai
Period	1/18/05 → 1/21/05

Access

Fingerprint Dive into the research topics of 'Buffering global interconnects in structured ASIC design'. Together they form a unique fingerprint.

Cite this

Buffering global interconnects in structured ASIC design. / Zhang, Tianpei; Sapatnekar, Sachin S.

Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005. 2005. p. 23-26 1466123 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 1).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Zhang, T & Sapatnekar, SS 2005, Buffering global interconnects in structured ASIC design. in Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005., 1466123, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 1, pp. 23-26, 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005, Shanghai, China, 1/18/05.

@inproceedings{27b92d70f4194438a33978f89c737e7f,

title = "Buffering global interconnects in structured ASIC design",

abstract = "Structured ASICs present an attractive alternative to reducing de-sign costs and turnaround times in nanometer designs. As with conven-tional ASICs, such designs require global wires to be buffered. However, via-programmable designs must prefabricate and preplace buffers in the layout. This oaper proposes a novel and accurate statistical estimation technique jo. distributing prefabricated buffers through a layout. It employs Rent's rule to estimate the buffer distribution required for the layout, so that an appropriate structured ASIC may be selected for the design. Experimental results show that the estimation for a uniform buffer distribution is accurate and economic.",

author = "Tianpei Zhang and Sapatnekar, {Sachin S}",

year = "2005",

month = dec,

day = "1",

language = "English (US)",

isbn = "0780387368",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

pages = "23--26",

booktitle = "Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005",

note = "2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005 ; Conference date: 18-01-2005 Through 21-01-2005",

}

TY - GEN

T1 - Buffering global interconnects in structured ASIC design

AU - Zhang, Tianpei

AU - Sapatnekar, Sachin S

PY - 2005/12/1

Y1 - 2005/12/1

N2 - Structured ASICs present an attractive alternative to reducing de-sign costs and turnaround times in nanometer designs. As with conven-tional ASICs, such designs require global wires to be buffered. However, via-programmable designs must prefabricate and preplace buffers in the layout. This oaper proposes a novel and accurate statistical estimation technique jo. distributing prefabricated buffers through a layout. It employs Rent's rule to estimate the buffer distribution required for the layout, so that an appropriate structured ASIC may be selected for the design. Experimental results show that the estimation for a uniform buffer distribution is accurate and economic.

AB - Structured ASICs present an attractive alternative to reducing de-sign costs and turnaround times in nanometer designs. As with conven-tional ASICs, such designs require global wires to be buffered. However, via-programmable designs must prefabricate and preplace buffers in the layout. This oaper proposes a novel and accurate statistical estimation technique jo. distributing prefabricated buffers through a layout. It employs Rent's rule to estimate the buffer distribution required for the layout, so that an appropriate structured ASIC may be selected for the design. Experimental results show that the estimation for a uniform buffer distribution is accurate and economic.

UR - http://www.scopus.com/inward/record.url?scp=84861426445&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84861426445&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84861426445

SN - 0780387368

SN - 9780780387362

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 23

EP - 26

BT - Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005

T2 - 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005

Y2 - 18 January 2005 through 21 January 2005

ER -