Architecture optimization and performance comparison of nonce-misuse-resistant authenticated encryption algorithms

Sandhya Koteshwara, Amitabh Das, Keshab K Parhi

Research output: Contribution to journalArticle

Abstract

This paper presents a performance comparison of new authenticated encryption (AE) algorithms which are aimed at providing better security and resource efficiency compared to existing standards. Specifically, these algorithms improve the security of existing AE standards by providing a critical property termed nonce-misuse resistance. This paper addresses algorithm to architectural mappings of several candidates from the ongoing Competition for AE: Security, Applicability, and Robustness as well as a submission from the Crypto Forum Research Group. Implementations of the architectures on both field-programmable gate arrays and application-specific integrated circuits platforms are provided and compared with the architecture of a popular standard: Advanced Encryption Standard in Galois Counter mode (AES-GCM). Optimizations that are applicable to AE, in general, and nonce-misuse-resistant architectures, in particular, are presented. A hardware-software codesign approach to optimization is also discussed. The implementations via proposed optimizations demonstrate that new AE algorithms can provide comparable performance as standard AES-GCM while enhancing security and resource utilization for specific use-case scenarios.

Original languageEnglish (US)
Article number8648246
Pages (from-to)1053-1066
Number of pages14
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume27
Issue number5
DOIs
StatePublished - May 1 2019

Fingerprint

Cryptography
Application specific integrated circuits
Field programmable gate arrays (FPGA)

Keywords

  • Advanced encryption standard in galois counter mode (aes-gcm)
  • Aes-gcm-synthetic IV (sIV)
  • Applicability
  • Authenticated encryption (ae)
  • Competition for ae: Security
  • Deoxys
  • Nonce-misuse resistance
  • Pipelineable on-line encryption with authentication tag (poet)
  • Primate-ape
  • Robustness (caesar) competition

Cite this

Architecture optimization and performance comparison of nonce-misuse-resistant authenticated encryption algorithms. / Koteshwara, Sandhya; Das, Amitabh; Parhi, Keshab K.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 27, No. 5, 8648246, 01.05.2019, p. 1053-1066.

Research output: Contribution to journalArticle

@article{d1917fdbafaf4d5981285ed651dfb60f,
title = "Architecture optimization and performance comparison of nonce-misuse-resistant authenticated encryption algorithms",
abstract = "This paper presents a performance comparison of new authenticated encryption (AE) algorithms which are aimed at providing better security and resource efficiency compared to existing standards. Specifically, these algorithms improve the security of existing AE standards by providing a critical property termed nonce-misuse resistance. This paper addresses algorithm to architectural mappings of several candidates from the ongoing Competition for AE: Security, Applicability, and Robustness as well as a submission from the Crypto Forum Research Group. Implementations of the architectures on both field-programmable gate arrays and application-specific integrated circuits platforms are provided and compared with the architecture of a popular standard: Advanced Encryption Standard in Galois Counter mode (AES-GCM). Optimizations that are applicable to AE, in general, and nonce-misuse-resistant architectures, in particular, are presented. A hardware-software codesign approach to optimization is also discussed. The implementations via proposed optimizations demonstrate that new AE algorithms can provide comparable performance as standard AES-GCM while enhancing security and resource utilization for specific use-case scenarios.",
keywords = "Advanced encryption standard in galois counter mode (aes-gcm), Aes-gcm-synthetic IV (sIV), Applicability, Authenticated encryption (ae), Competition for ae: Security, Deoxys, Nonce-misuse resistance, Pipelineable on-line encryption with authentication tag (poet), Primate-ape, Robustness (caesar) competition",
author = "Sandhya Koteshwara and Amitabh Das and Parhi, {Keshab K}",
year = "2019",
month = "5",
day = "1",
doi = "10.1109/TVLSI.2019.2894656",
language = "English (US)",
volume = "27",
pages = "1053--1066",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - Architecture optimization and performance comparison of nonce-misuse-resistant authenticated encryption algorithms

AU - Koteshwara, Sandhya

AU - Das, Amitabh

AU - Parhi, Keshab K

PY - 2019/5/1

Y1 - 2019/5/1

N2 - This paper presents a performance comparison of new authenticated encryption (AE) algorithms which are aimed at providing better security and resource efficiency compared to existing standards. Specifically, these algorithms improve the security of existing AE standards by providing a critical property termed nonce-misuse resistance. This paper addresses algorithm to architectural mappings of several candidates from the ongoing Competition for AE: Security, Applicability, and Robustness as well as a submission from the Crypto Forum Research Group. Implementations of the architectures on both field-programmable gate arrays and application-specific integrated circuits platforms are provided and compared with the architecture of a popular standard: Advanced Encryption Standard in Galois Counter mode (AES-GCM). Optimizations that are applicable to AE, in general, and nonce-misuse-resistant architectures, in particular, are presented. A hardware-software codesign approach to optimization is also discussed. The implementations via proposed optimizations demonstrate that new AE algorithms can provide comparable performance as standard AES-GCM while enhancing security and resource utilization for specific use-case scenarios.

AB - This paper presents a performance comparison of new authenticated encryption (AE) algorithms which are aimed at providing better security and resource efficiency compared to existing standards. Specifically, these algorithms improve the security of existing AE standards by providing a critical property termed nonce-misuse resistance. This paper addresses algorithm to architectural mappings of several candidates from the ongoing Competition for AE: Security, Applicability, and Robustness as well as a submission from the Crypto Forum Research Group. Implementations of the architectures on both field-programmable gate arrays and application-specific integrated circuits platforms are provided and compared with the architecture of a popular standard: Advanced Encryption Standard in Galois Counter mode (AES-GCM). Optimizations that are applicable to AE, in general, and nonce-misuse-resistant architectures, in particular, are presented. A hardware-software codesign approach to optimization is also discussed. The implementations via proposed optimizations demonstrate that new AE algorithms can provide comparable performance as standard AES-GCM while enhancing security and resource utilization for specific use-case scenarios.

KW - Advanced encryption standard in galois counter mode (aes-gcm)

KW - Aes-gcm-synthetic IV (sIV)

KW - Applicability

KW - Authenticated encryption (ae)

KW - Competition for ae: Security

KW - Deoxys

KW - Nonce-misuse resistance

KW - Pipelineable on-line encryption with authentication tag (poet)

KW - Primate-ape

KW - Robustness (caesar) competition

UR - http://www.scopus.com/inward/record.url?scp=85065101789&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85065101789&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2019.2894656

DO - 10.1109/TVLSI.2019.2894656

M3 - Article

AN - SCOPUS:85065101789

VL - 27

SP - 1053

EP - 1066

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 5

M1 - 8648246

ER -