An aging model for current DACs, and its application to analyzing lifetime degradation in a wireline equalizer

Tonmoy Dhar; Jitesh Poojary; Ramesh Harjani; Sachin S. Sapatnekar

doi:10.1016/j.microrel.2023.114912

An aging model for current DACs, and its application to analyzing lifetime degradation in a wireline equalizer

Tonmoy Dhar, Jitesh Poojary, Ramesh Harjani, Sachin S. Sapatnekar

Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

Abstract

Temporal degradation of transistors due to aging causes mismatch in the current mirror, a matching-critical building block of current digital to analog converters (IDACs). This mismatch induces non-linearity in IDAC behavior and can cause nonmonotonicity in the worst case. This paper performs an application-driven analysis of IDAC aging within a feed-forward equalizer (FFE) context. The work first models the effect of aging-induced mismatch over IDAC performance metrics and analyzes the performance shifts of IDACs over different topologies and input distributions. Next, the work illustrates how IDAC aging affects FFE behavior and presents novel schemes for FFE calibration to counter the impact of IDAC aging effectively.

Original language	English (US)
Article number	114912
Journal	Microelectronics Reliability
Volume	142
DOIs	https://doi.org/10.1016/j.microrel.2023.114912
State	Published - Mar 2023

Bibliographical note

Funding Information:
This work was supported in part by the National Science Foundation under award 1714805 .

Publisher Copyright:
© 2023 Elsevier Ltd

Keywords

Aging
Current mirror
Equalizer
IDAC
Mismatch

Publisher link

10.1016/j.microrel.2023.114912

Find It

Find It at U of M Libraries

Cite this

@article{dba818d402cd434b96a229fd5dda323a,

title = "An aging model for current DACs, and its application to analyzing lifetime degradation in a wireline equalizer",

abstract = "Temporal degradation of transistors due to aging causes mismatch in the current mirror, a matching-critical building block of current digital to analog converters (IDACs). This mismatch induces non-linearity in IDAC behavior and can cause nonmonotonicity in the worst case. This paper performs an application-driven analysis of IDAC aging within a feed-forward equalizer (FFE) context. The work first models the effect of aging-induced mismatch over IDAC performance metrics and analyzes the performance shifts of IDACs over different topologies and input distributions. Next, the work illustrates how IDAC aging affects FFE behavior and presents novel schemes for FFE calibration to counter the impact of IDAC aging effectively.",

keywords = "Aging, Current mirror, Equalizer, IDAC, Mismatch",

author = "Tonmoy Dhar and Jitesh Poojary and Ramesh Harjani and Sapatnekar, {Sachin S.}",

note = "Funding Information: This work was supported in part by the National Science Foundation under award 1714805 . Publisher Copyright: {\textcopyright} 2023 Elsevier Ltd",

year = "2023",

month = mar,

doi = "10.1016/j.microrel.2023.114912",

language = "English (US)",

volume = "142",

journal = "Microelectronics Reliability",

issn = "0026-2714",

publisher = "Elsevier Limited",

}

TY - JOUR

T1 - An aging model for current DACs, and its application to analyzing lifetime degradation in a wireline equalizer

AU - Dhar, Tonmoy

AU - Poojary, Jitesh

AU - Harjani, Ramesh

AU - Sapatnekar, Sachin S.

PY - 2023/3

Y1 - 2023/3

N2 - Temporal degradation of transistors due to aging causes mismatch in the current mirror, a matching-critical building block of current digital to analog converters (IDACs). This mismatch induces non-linearity in IDAC behavior and can cause nonmonotonicity in the worst case. This paper performs an application-driven analysis of IDAC aging within a feed-forward equalizer (FFE) context. The work first models the effect of aging-induced mismatch over IDAC performance metrics and analyzes the performance shifts of IDACs over different topologies and input distributions. Next, the work illustrates how IDAC aging affects FFE behavior and presents novel schemes for FFE calibration to counter the impact of IDAC aging effectively.

AB - Temporal degradation of transistors due to aging causes mismatch in the current mirror, a matching-critical building block of current digital to analog converters (IDACs). This mismatch induces non-linearity in IDAC behavior and can cause nonmonotonicity in the worst case. This paper performs an application-driven analysis of IDAC aging within a feed-forward equalizer (FFE) context. The work first models the effect of aging-induced mismatch over IDAC performance metrics and analyzes the performance shifts of IDACs over different topologies and input distributions. Next, the work illustrates how IDAC aging affects FFE behavior and presents novel schemes for FFE calibration to counter the impact of IDAC aging effectively.

KW - Aging

KW - Current mirror

KW - Equalizer

KW - IDAC

KW - Mismatch

UR - http://www.scopus.com/inward/record.url?scp=85147916359&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85147916359&partnerID=8YFLogxK

U2 - 10.1016/j.microrel.2023.114912

DO - 10.1016/j.microrel.2023.114912

M3 - Article

AN - SCOPUS:85147916359

SN - 0026-2714

VL - 142

JO - Microelectronics Reliability

JF - Microelectronics Reliability

M1 - 114912

ER -

An aging model for current DACs, and its application to analyzing lifetime degradation in a wireline equalizer

Abstract

Bibliographical note

Keywords

Publisher link

Find It

Other files and links

Fingerprint

Cite this