Algorithm-hardware Co-optimization for Energy-efficient Drone Detection on Resource-constrained FPGA

Han Sok Suh, Jian Meng, Ty Nguyen, Vijay Kumar, Yu Cao, Jae Sun Seo

Research output: Contribution to journalArticlepeer-review

3 Scopus citations

Abstract

Convolutional neural network (CNN)-based object detection has achieved very high accuracy; e.g., single-shot multi-box detectors (SSDs) can efficiently detect and localize various objects in an input image. However, they require a high amount of computation and memory storage, which makes it difficult to perform efficient inference on resource-constrained hardware devices such as drones or unmanned aerial vehicles (UAVs). Drone/UAV detection is an important task for applications including surveillance, defense, and multi-drone self-localization and formation control. In this article, we designed and co-optimized an algorithm and hardware for energy-efficient drone detection on resource-constrained FPGA devices. We trained an SSD object detection algorithm with a custom drone dataset. For inference, we employed low-precision quantization and adapted the width of the SSD CNN model. To improve throughput, we use dual-data rate operations for DSPs to effectively double the throughput with limited DSP counts. For different SSD algorithm models, we analyze accuracy or mean average precision (mAP) and evaluate the corresponding FPGA hardware utilization, DRAM communication, and throughput optimization. We evaluated the FPGA hardware for a custom drone dataset, Pascal VOC, and COCO2017. Our proposed design achieves a high mAP of 88.42% on the multi-drone dataset, with a high energy efficiency of 79 GOPS/W and throughput of 158 GOPS using the Xilinx Zynq ZU3EG FPGA device on the Open Vision Computer version 3 (OVC3) platform. Our design achieves 1.1 to 8.7× higher energy efficiency than prior works that used the same Pascal VOC dataset, using the same FPGA device, but at a low-power consumption of 2.54 W. For the COCO dataset, our MobileNet-V1 implementation achieved an mAP of 16.8, and 4.9 FPS/W for energy-efficiency, which is ∼1.9× higher than prior FPGA works or other commercial hardware platforms.

Original languageEnglish (US)
Article number3583074
JournalACM Transactions on Reconfigurable Technology and Systems
Volume16
Issue number2
DOIs
StatePublished - May 10 2023
Externally publishedYes

Bibliographical note

Publisher Copyright:
© 2023 Copyright held by the owner/author(s). Publication rights licensed to ACM.

Keywords

  • Additional Key Words and PhrasesFPGA accelerator
  • algorithm-hardware co-design
  • neural networks
  • object detection

Fingerprint

Dive into the research topics of 'Algorithm-hardware Co-optimization for Energy-efficient Drone Detection on Resource-constrained FPGA'. Together they form a unique fingerprint.

Cite this