AES architectures for minimum-energy operation and silicon demonstration in 65nm with lowest energy per encryption

Wenfeng Zhao, Yajun Ha, Massimo Alioto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

19 Scopus citations

Abstract

Lightweight encryption circuits are crucial to ensure adequate information security in emerging millimeter-scale platforms for the Internet of Things, which are required to deliver moderately high throughput under stringent area and energy budgets. This requires the adoption of specialized AES accelerators, as they offer orders of magnitude energy improvements over microcontroller-based implementations. In this paper, we present the architectural exploration of lightweight AES accelerators with the goal of minimizing the energy consumption. Also, the lower bound of the number of cycles per encryption in lightweight AES designs is estimated as a function of the number of available S-boxes. Combined with sub-/near-threshold circuit techniques, we present a low-cost ultra energy-efficient AES encryption core for cubic-millimeter platforms. Our test chip achieves high energy efficiency of 0.83 pJ/bit at 0.32V, which outperforms the state-of-the-art low-cost AES designs by 7×.

Original languageEnglish (US)
Title of host publication2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages2349-2352
Number of pages4
ISBN (Electronic)9781479983919
DOIs
StatePublished - Jul 27 2015
EventIEEE International Symposium on Circuits and Systems, ISCAS 2015 - Lisbon, Portugal
Duration: May 24 2015May 27 2015

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
Volume2015-July
ISSN (Print)0271-4310

Other

OtherIEEE International Symposium on Circuits and Systems, ISCAS 2015
CountryPortugal
CityLisbon
Period5/24/155/27/15

Keywords

  • Advanced Encryption Standard
  • energy-efficient architecture
  • sub-/near-threshold operation
  • ultra-low energy

Fingerprint Dive into the research topics of 'AES architectures for minimum-energy operation and silicon demonstration in 65nm with lowest energy per encryption'. Together they form a unique fingerprint.

Cite this