A voltage scalable 0.26V, 64kb 8T SRAM with vmin lowering techniques and deep sleep mode

Tae Hyoung Kim; Jason Liu; Chris H. Kim

doi:10.1109/CICC.2008.4672106

A voltage scalable 0.26V, 64kb 8T SRAM with v_min lowering techniques and deep sleep mode

Tae Hyoung Kim, Jason Liu, Chris H. Kim

Electrical and Computer Engineering

Research output: Contribution to journal › Conference article › peer-review

12 Scopus citations

Abstract

A voltage scalable 0.26V, 64kb 8T SRAM with 512 cells per bitline is implemented in a 130nm CMOS process. Reverse short channel effect was utilized to improve cell write margin and read performance. A marginal bitline leakage compensation scheme was used during read operation to lower V_min down to 0.26V. Floating write bitline and read bitline, auto wordline pulse width control, and a deep sleep mode minimize the active and standby leakage power consumption.

Original language	English (US)
Article number	4672106
Pages (from-to)	407-410
Number of pages	4
Journal	Proceedings of the Custom Integrated Circuits Conference
DOIs	https://doi.org/10.1109/CICC.2008.4672106
State	Published - 2008
Event	IEEE 2008 Custom Integrated Circuits Conference, CICC 2008 - San Jose, CA, United States Duration: Sep 21 2008 → Sep 24 2008

Publisher link

10.1109/CICC.2008.4672106

Find It

Find It at U of M Libraries

Cite this

@article{35f38a80948a4548862bd9c3c5fe51bd,

title = "A voltage scalable 0.26V, 64kb 8T SRAM with vmin lowering techniques and deep sleep mode",

abstract = "A voltage scalable 0.26V, 64kb 8T SRAM with 512 cells per bitline is implemented in a 130nm CMOS process. Reverse short channel effect was utilized to improve cell write margin and read performance. A marginal bitline leakage compensation scheme was used during read operation to lower Vmin down to 0.26V. Floating write bitline and read bitline, auto wordline pulse width control, and a deep sleep mode minimize the active and standby leakage power consumption.",

author = "Kim, {Tae Hyoung} and Jason Liu and Kim, {Chris H.}",

year = "2008",

doi = "10.1109/CICC.2008.4672106",

language = "English (US)",

pages = "407--410",

journal = "Proceedings of the Custom Integrated Circuits Conference",

issn = "0886-5930",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "IEEE 2008 Custom Integrated Circuits Conference, CICC 2008 ; Conference date: 21-09-2008 Through 24-09-2008",

}

TY - JOUR

T1 - A voltage scalable 0.26V, 64kb 8T SRAM with vmin lowering techniques and deep sleep mode

AU - Kim, Tae Hyoung

AU - Liu, Jason

AU - Kim, Chris H.

PY - 2008

Y1 - 2008

N2 - A voltage scalable 0.26V, 64kb 8T SRAM with 512 cells per bitline is implemented in a 130nm CMOS process. Reverse short channel effect was utilized to improve cell write margin and read performance. A marginal bitline leakage compensation scheme was used during read operation to lower Vmin down to 0.26V. Floating write bitline and read bitline, auto wordline pulse width control, and a deep sleep mode minimize the active and standby leakage power consumption.

AB - A voltage scalable 0.26V, 64kb 8T SRAM with 512 cells per bitline is implemented in a 130nm CMOS process. Reverse short channel effect was utilized to improve cell write margin and read performance. A marginal bitline leakage compensation scheme was used during read operation to lower Vmin down to 0.26V. Floating write bitline and read bitline, auto wordline pulse width control, and a deep sleep mode minimize the active and standby leakage power consumption.

UR - http://www.scopus.com/inward/record.url?scp=57849085783&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=57849085783&partnerID=8YFLogxK

U2 - 10.1109/CICC.2008.4672106

DO - 10.1109/CICC.2008.4672106

M3 - Conference article

AN - SCOPUS:57849085783

SN - 0886-5930

SP - 407

EP - 410

JO - Proceedings of the Custom Integrated Circuits Conference

JF - Proceedings of the Custom Integrated Circuits Conference

M1 - 4672106

T2 - IEEE 2008 Custom Integrated Circuits Conference, CICC 2008

Y2 - 21 September 2008 through 24 September 2008

ER -

A voltage scalable 0.26V, 64kb 8T SRAM with v_min lowering techniques and deep sleep mode

Abstract

Publisher link

Find It

Other files and links

Fingerprint

Cite this