A TDC-based test platform for dynamic circuit aging characterization

Min Chen, Vijay Reddy, John Carulli, Srikanth Krishnan, Vijay Rentala, Venkatesh Srinivasan, Yu Cao

Research output: Chapter in Book/Report/Conference proceedingConference contribution

17 Scopus citations

Abstract

An on-chip 45nm test platform that directly monitors circuit performance degradation during dynamic operation is demonstrated. In contrast to traditional ring-oscillator (RO) based frequency measurements, it utilizes a Time-to-Digital Converter (TDC) with 2ps resolution to efficiently monitor circuit delay change on-the-fly. This new technique allows the capability of measuring signal edge degradation under various realistic circuit operating scenarios, such as asymmetric aging, dynamic voltage/frequency scaling, dynamic duty cycle factors, and temperature variations.

Original languageEnglish (US)
Title of host publication2011 International Reliability Physics Symposium, IRPS 2011
Pages2B.2.1-2B.2.5
DOIs
StatePublished - 2011
Externally publishedYes
Event49th International Reliability Physics Symposium, IRPS 2011 - Monterey, CA, United States
Duration: Apr 10 2011Apr 14 2011

Publication series

NameIEEE International Reliability Physics Symposium Proceedings
ISSN (Print)1541-7026

Other

Other49th International Reliability Physics Symposium, IRPS 2011
Country/TerritoryUnited States
CityMonterey, CA
Period4/10/114/14/11

Keywords

  • NBTI
  • RO
  • TDC
  • asymetric aging
  • duty cycle
  • relibility
  • test structure
  • variations

Fingerprint

Dive into the research topics of 'A TDC-based test platform for dynamic circuit aging characterization'. Together they form a unique fingerprint.

Cite this