Skip to main navigation Skip to search Skip to main content

A sub-0.9V logic-compatible embedded DRAM with boosted 3T gain cell, regulated bit-line write scheme and PVT-tracking read reference bias

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

38   Link opens in a new tab Scopus citations

Fingerprint

Dive into the research topics of 'A sub-0.9V logic-compatible embedded DRAM with boosted 3T gain cell, regulated bit-line write scheme and PVT-tracking read reference bias'. Together they form a unique fingerprint.
Sort by

Engineering

Keyphrases