Abstract
Stochastic computing (SC) has emerged as a promising solution for performing complex functions on large amounts of data to meet future computing demands. However, the hardware needed to generate random bit-streams using conventional CMOS-based technologies drastically increases the area and delay cost. Area costs can be reduced using spintronics-based random number generators (RNGs), and however, this will not alleviate the delay costs since stochastic bit generation is still performed separately from the computation. In this article, we present an SC method of embedding stochastic bit generation and processing in a computational random access memory (CRAM) array, which we refer to as SC-CRAM. We demonstrate that SC-CRAM is a resilient and low-cost method for image processing, Bayesian inference systems, and Bayesian belief networks.
Original language | English (US) |
---|---|
Pages (from-to) | 29-37 |
Number of pages | 9 |
Journal | IEEE Journal on Exploratory Solid-State Computational Devices and Circuits |
Volume | 9 |
Issue number | 1 |
DOIs | |
State | Published - Jun 1 2023 |
Bibliographical note
Funding Information:This work was supported in part by the Center for Probabilistic Spin Logic for Low-Energy Boolean and Non-Boolean Computing (CAPSL), one of the Nanoelectronic Computing Research (nCORE) centers as task 2759.001;
Publisher Copyright:
Author
Keywords
- Bayesian systems
- computational random access memory (CRAM)
- magnetic tunnel junction (MTJ)
- neuromorphic computing
- stochastic computing (SC)