A smart-offset analog LDO with 0.3V minimum input voltage and 99.1% current efficiency

Saurabh Chaubey, Ramesh Harjani

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Scopus citations

Abstract

In this paper we present the first fully integrated analog LDO (low dropout regulator) for sub-0.5V supply voltages. The LDO can operate from 0.3V-to-1.0V input voltage, and can sustain a load variation of 10mA-to-100mA at 1.0V input and 5mA-to-25mA at 0.3V input. It achieves a peak 99.1% current efficiency for a 100mA load at 0.9V output voltage. In order to realize the gate drive at sub-0.5V supply voltages, we introduce a negative charge pump based adaptive offset before the pass FET which provides gate-source headroom at input operation voltages normally reserved for digital LDOs. The smart-adaptive-negative offset voltage follows a 0.5-0.5xVdd scheme to accommodate a wide range of input voltages while providing the necessary extra gate drive for the power FET at low inputs. The 32 phase charge pump runs at a frequency of 3GHz with a ripple of ∼ 3mV. The prototype was fabricated in TSMC's 65nm GP CMOS.

Original languageEnglish (US)
Title of host publication2017 IEEE Asian Solid-State Circuits Conference, A-SSCC 2017 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages269-272
Number of pages4
ISBN (Electronic)9781538631782
DOIs
StatePublished - Dec 26 2017
Event2017 IEEE Asian Solid-State Circuits Conference, A-SSCC 2017 - Seoul, Korea, Republic of
Duration: Nov 6 2017Nov 8 2017

Publication series

Name2017 IEEE Asian Solid-State Circuits Conference, A-SSCC 2017 - Proceedings
Volume2017-January

Conference

Conference2017 IEEE Asian Solid-State Circuits Conference, A-SSCC 2017
CountryKorea, Republic of
CitySeoul
Period11/6/1711/8/17

Fingerprint Dive into the research topics of 'A smart-offset analog LDO with 0.3V minimum input voltage and 99.1% current efficiency'. Together they form a unique fingerprint.

  • Cite this

    Chaubey, S., & Harjani, R. (2017). A smart-offset analog LDO with 0.3V minimum input voltage and 99.1% current efficiency. In 2017 IEEE Asian Solid-State Circuits Conference, A-SSCC 2017 - Proceedings (pp. 269-272). (2017 IEEE Asian Solid-State Circuits Conference, A-SSCC 2017 - Proceedings; Vol. 2017-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASSCC.2017.8240268