A robust self-resetting CMOS 32-bit parallel adder

Gunok Jung; Venkat Sundarajan; Gerald E. Sobelman

doi:10.1109/ISCAS.2002.1009880

A robust self-resetting CMOS 32-bit parallel adder

Gunok Jung, Venkat Sundarajan, Gerald E. Sobelman

Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

9 Scopus citations

Abstract

This paper presents new circuit configurations for a more robust and efficient form of self-resetting CMOS (SRCMOS). Prior structures for SRCMOS have very high performance but are difficult to design and are not robust over process, temperature and voltage variations. The new techniques replace delay chains with logical circuits that will create pulses at the correct times, independent of operational and environmental factors. These concepts are illustrated using a 32-bit parallel adder as a design example.

Original language	English (US)
Pages (from-to)	473-476
Number of pages	4
Journal	Proceedings - IEEE International Symposium on Circuits and Systems
Volume	1
DOIs	https://doi.org/10.1109/ISCAS.2002.1009880
State	Published - 2002

Publisher link

10.1109/ISCAS.2002.1009880

Find It

Find It at U of M Libraries

Cite this

@article{96a89a6606fa45f1a4be50ee7718bdc4,

title = "A robust self-resetting CMOS 32-bit parallel adder",

abstract = "This paper presents new circuit configurations for a more robust and efficient form of self-resetting CMOS (SRCMOS). Prior structures for SRCMOS have very high performance but are difficult to design and are not robust over process, temperature and voltage variations. The new techniques replace delay chains with logical circuits that will create pulses at the correct times, independent of operational and environmental factors. These concepts are illustrated using a 32-bit parallel adder as a design example.",

author = "Gunok Jung and Venkat Sundarajan and Sobelman, {Gerald E.}",

year = "2002",

doi = "10.1109/ISCAS.2002.1009880",

language = "English (US)",

volume = "1",

pages = "473--476",

journal = "Proceedings - IEEE International Symposium on Circuits and Systems",

issn = "0271-4310",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - A robust self-resetting CMOS 32-bit parallel adder

AU - Jung, Gunok

AU - Sundarajan, Venkat

AU - Sobelman, Gerald E.

PY - 2002

Y1 - 2002

N2 - This paper presents new circuit configurations for a more robust and efficient form of self-resetting CMOS (SRCMOS). Prior structures for SRCMOS have very high performance but are difficult to design and are not robust over process, temperature and voltage variations. The new techniques replace delay chains with logical circuits that will create pulses at the correct times, independent of operational and environmental factors. These concepts are illustrated using a 32-bit parallel adder as a design example.

AB - This paper presents new circuit configurations for a more robust and efficient form of self-resetting CMOS (SRCMOS). Prior structures for SRCMOS have very high performance but are difficult to design and are not robust over process, temperature and voltage variations. The new techniques replace delay chains with logical circuits that will create pulses at the correct times, independent of operational and environmental factors. These concepts are illustrated using a 32-bit parallel adder as a design example.

UR - http://www.scopus.com/inward/record.url?scp=0036287183&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036287183&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2002.1009880

DO - 10.1109/ISCAS.2002.1009880

M3 - Article

AN - SCOPUS:0036287183

SN - 0271-4310

VL - 1

SP - 473

EP - 476

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

ER -

A robust self-resetting CMOS 32-bit parallel adder

Abstract

Publisher link

Find It

Other files and links

Fingerprint

Cite this