A reduced-complexity architecture for LDPC layered decoding schemes

Sangmin Kim; Gerald E. Sobelman; Hanho Lee

doi:10.1109/TVLSI.2010.2043965

A reduced-complexity architecture for LDPC layered decoding schemes

Sangmin Kim, Gerald E. Sobelman, Hanho Lee

Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

28 Scopus citations

Abstract

A reduced-complexity low density parity check (LDPC) layered decoding architecture is proposed using an offset permutation scheme in the switch networks. This method requires only one shuffle network, rather than the two shuffle networks which are used in conventional designs. In addition, we use a block parallel decoding scheme by suitably mapping between required memory banks and processing units in order to increase the decoding throughput. The proposed architecture is realized for a 672-bit, rate-1/2 irregular LDPC code on a Xilinx Virtex-4 FPGA device. The design achieves an information throughput of 822 Mb/s at a clock speed of 335 MHz with a maximum of 8 iterations.

Original language	English (US)
Article number	5439945
Pages (from-to)	1099-1103
Number of pages	5
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	19
Issue number	6
DOIs	https://doi.org/10.1109/TVLSI.2010.2043965
State	Published - Jun 1 2011

Keywords

Decoding
field-programmable gate array (FPGA)
forward error correction
low density parity check (LDPC)

Access

10.1109/TVLSI.2010.2043965

Fingerprint Dive into the research topics of 'A reduced-complexity architecture for LDPC layered decoding schemes'. Together they form a unique fingerprint.

Cite this

@article{96e0b83dea6d42ef905da38169845849,

title = "A reduced-complexity architecture for LDPC layered decoding schemes",

abstract = "A reduced-complexity low density parity check (LDPC) layered decoding architecture is proposed using an offset permutation scheme in the switch networks. This method requires only one shuffle network, rather than the two shuffle networks which are used in conventional designs. In addition, we use a block parallel decoding scheme by suitably mapping between required memory banks and processing units in order to increase the decoding throughput. The proposed architecture is realized for a 672-bit, rate-1/2 irregular LDPC code on a Xilinx Virtex-4 FPGA device. The design achieves an information throughput of 822 Mb/s at a clock speed of 335 MHz with a maximum of 8 iterations.",

keywords = "Decoding, field-programmable gate array (FPGA), forward error correction, low density parity check (LDPC)",

author = "Sangmin Kim and Sobelman, {Gerald E.} and Hanho Lee",

year = "2011",

month = jun,

day = "1",

doi = "10.1109/TVLSI.2010.2043965",

language = "English (US)",

volume = "19",

pages = "1099--1103",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "6",

}

TY - JOUR

T1 - A reduced-complexity architecture for LDPC layered decoding schemes

AU - Kim, Sangmin

AU - Sobelman, Gerald E.

AU - Lee, Hanho

PY - 2011/6/1

Y1 - 2011/6/1

N2 - A reduced-complexity low density parity check (LDPC) layered decoding architecture is proposed using an offset permutation scheme in the switch networks. This method requires only one shuffle network, rather than the two shuffle networks which are used in conventional designs. In addition, we use a block parallel decoding scheme by suitably mapping between required memory banks and processing units in order to increase the decoding throughput. The proposed architecture is realized for a 672-bit, rate-1/2 irregular LDPC code on a Xilinx Virtex-4 FPGA device. The design achieves an information throughput of 822 Mb/s at a clock speed of 335 MHz with a maximum of 8 iterations.

AB - A reduced-complexity low density parity check (LDPC) layered decoding architecture is proposed using an offset permutation scheme in the switch networks. This method requires only one shuffle network, rather than the two shuffle networks which are used in conventional designs. In addition, we use a block parallel decoding scheme by suitably mapping between required memory banks and processing units in order to increase the decoding throughput. The proposed architecture is realized for a 672-bit, rate-1/2 irregular LDPC code on a Xilinx Virtex-4 FPGA device. The design achieves an information throughput of 822 Mb/s at a clock speed of 335 MHz with a maximum of 8 iterations.

KW - Decoding

KW - field-programmable gate array (FPGA)

KW - forward error correction

KW - low density parity check (LDPC)

UR - http://www.scopus.com/inward/record.url?scp=84857370616&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84857370616&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2010.2043965

DO - 10.1109/TVLSI.2010.2043965

M3 - Article

AN - SCOPUS:84857370616

VL - 19

SP - 1099

EP - 1103

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 6

M1 - 5439945

ER -