A reconfigurable architecture with sequential logic-based stochastic computing

M. Hassan Najafi, Peng Li, David J. Lilja, Weikang Qian, Kia Bazargan, Marc Riedel

Research output: Contribution to journalArticle

8 Scopus citations

Abstract

Computations based on stochastic bit streams have several advantages compared to deterministic binary radix computations, including low power consumption, low hardware cost, high fault tolerance, and skew tolerance. To take advantage of this computing technique, previous work proposed a combinational logicbased reconfigurable architecture to perform complex arithmetic operations on stochastic streams of bits. The long execution time and the cost of converting between binary and stochastic representations, however, make the stochastic architectures less energy efficient than the deterministic binary implementations. This article introduces a methodology for synthesizing a given target function stochastically using finite-state machines (FSMs), and enhances and extends the reconfigurable architecture using sequential logic. Compared to the previous approach, the proposed reconfigurable architecture can save hardware area and energy consumption by up to 30% and 40%, respectively, while achieving a higher processing speed. Both stochastic reconfigurable architectures are much more tolerant of soft errors (bit flips) than the deterministic binary radix implementations, and their fault tolerance scales gracefully to very large numbers of errors.

Original languageEnglish (US)
Article number57
JournalACM Journal on Emerging Technologies in Computing Systems
Volume13
Issue number4
DOIs
StatePublished - Jun 2017

    Fingerprint

Keywords

  • Finite-state machine
  • Polynomial arithmetic
  • Stochastic computing

Cite this