A Pipelined Adaptive Differential Vector Quantizer for Low-Power Speech Coding Applications

Naresh R. Shanbhag, Keshab K Parhi

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

A fine-grain pipelined adaptive differential vector quantizer architecture is proposed for low-power speech coding applications. The pipelined architecture is developed by employing the relaxed look-ahead technique. The hardware overhead due to pipelining is only the pipelining latches. Simulations with speech sampled at 8 Khz show that, for a vector dimension of 8, the degradation in the signal-to-noise ratio (SNR) due to pipelining is negligible. Furthermore, this degradation is independent of the level of pipelining. Thus the proposed architecture is attractive from an integrated circuit implementation point of view.

Original languageEnglish (US)
Pages (from-to)347-349
Number of pages3
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Volume40
Issue number5
DOIs
StatePublished - Jan 1 1993

Fingerprint

Speech coding
Degradation
Integrated circuits
Signal to noise ratio
Hardware

Cite this

@article{baeba5ae76fe4fd8b8e05b9d7e093e56,
title = "A Pipelined Adaptive Differential Vector Quantizer for Low-Power Speech Coding Applications",
abstract = "A fine-grain pipelined adaptive differential vector quantizer architecture is proposed for low-power speech coding applications. The pipelined architecture is developed by employing the relaxed look-ahead technique. The hardware overhead due to pipelining is only the pipelining latches. Simulations with speech sampled at 8 Khz show that, for a vector dimension of 8, the degradation in the signal-to-noise ratio (SNR) due to pipelining is negligible. Furthermore, this degradation is independent of the level of pipelining. Thus the proposed architecture is attractive from an integrated circuit implementation point of view.",
author = "Shanbhag, {Naresh R.} and Parhi, {Keshab K}",
year = "1993",
month = "1",
day = "1",
doi = "10.1109/82.227377",
language = "English (US)",
volume = "40",
pages = "347--349",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - A Pipelined Adaptive Differential Vector Quantizer for Low-Power Speech Coding Applications

AU - Shanbhag, Naresh R.

AU - Parhi, Keshab K

PY - 1993/1/1

Y1 - 1993/1/1

N2 - A fine-grain pipelined adaptive differential vector quantizer architecture is proposed for low-power speech coding applications. The pipelined architecture is developed by employing the relaxed look-ahead technique. The hardware overhead due to pipelining is only the pipelining latches. Simulations with speech sampled at 8 Khz show that, for a vector dimension of 8, the degradation in the signal-to-noise ratio (SNR) due to pipelining is negligible. Furthermore, this degradation is independent of the level of pipelining. Thus the proposed architecture is attractive from an integrated circuit implementation point of view.

AB - A fine-grain pipelined adaptive differential vector quantizer architecture is proposed for low-power speech coding applications. The pipelined architecture is developed by employing the relaxed look-ahead technique. The hardware overhead due to pipelining is only the pipelining latches. Simulations with speech sampled at 8 Khz show that, for a vector dimension of 8, the degradation in the signal-to-noise ratio (SNR) due to pipelining is negligible. Furthermore, this degradation is independent of the level of pipelining. Thus the proposed architecture is attractive from an integrated circuit implementation point of view.

UR - http://www.scopus.com/inward/record.url?scp=0027594122&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027594122&partnerID=8YFLogxK

U2 - 10.1109/82.227377

DO - 10.1109/82.227377

M3 - Article

VL - 40

SP - 347

EP - 349

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-8328

IS - 5

ER -