A novel low buffered optimized solid state drive controller

Ratul Das; Baishakhi Rani Biswas; A. B.M.Harun Ur Rashid; M. A. Abedin

doi:10.1109/ICECE.2016.7853899

A novel low buffered optimized solid state drive controller

Ratul Das, Baishakhi Rani Biswas, A. B.M.Harun Ur Rashid, M. A. Abedin

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

In this paper, a novel algorithm to reduce the intermediate buffer size of a Solid State Drive (SSD) controller has been proposed. The algorithm implements compression and encryption to reduce the stored data and secure it. The cyclic operation of compression and encryption reduces the intermediate buffer size substantially compared to serial operation. The algorithm has been optimized and tested for different standards of Xtensa processor and the best suitable standard has been reported in terms of processor cycles.

Original language	English (US)
Title of host publication	Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	234-237
Number of pages	4
ISBN (Electronic)	9781509029631
DOIs	https://doi.org/10.1109/ICECE.2016.7853899
State	Published - Feb 13 2017
Externally published	Yes
Event	9th International Conference on Electrical and Computer Engineering, ICECE 2016 - Dhaka, Bangladesh Duration: Dec 20 2016 → Dec 22 2016

Publication series

Name	Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016

Conference

Conference	9th International Conference on Electrical and Computer Engineering, ICECE 2016
Country/Territory	Bangladesh
City	Dhaka
Period	12/20/16 → 12/22/16

Bibliographical note

Publisher Copyright:
© 2016 IEEE.

Keywords

AES-128
LZ77
Minimum clock rate
Optimization
Processor cycles

Publisher link

10.1109/ICECE.2016.7853899

Find It

Find It at U of M Libraries

Cite this

Das, R., Biswas, B. R., Rashid, A. B. M. H. U., & Abedin, M. A. (2017). A novel low buffered optimized solid state drive controller. In Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016 (pp. 234-237). Article 7853899 (Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICECE.2016.7853899

A novel low buffered optimized solid state drive controller. / Das, Ratul; Biswas, Baishakhi Rani; Rashid, A. B.M.Harun Ur et al.
Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016. Institute of Electrical and Electronics Engineers Inc., 2017. p. 234-237 7853899 (Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Das, R, Biswas, BR, Rashid, ABMHU & Abedin, MA 2017, A novel low buffered optimized solid state drive controller. in Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016., 7853899, Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016, Institute of Electrical and Electronics Engineers Inc., pp. 234-237, 9th International Conference on Electrical and Computer Engineering, ICECE 2016, Dhaka, Bangladesh, 12/20/16. https://doi.org/10.1109/ICECE.2016.7853899

Das R, Biswas BR, Rashid ABMHU, Abedin MA. A novel low buffered optimized solid state drive controller. In Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016. Institute of Electrical and Electronics Engineers Inc. 2017. p. 234-237. 7853899. (Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016). doi: 10.1109/ICECE.2016.7853899

Das, Ratul ; Biswas, Baishakhi Rani ; Rashid, A. B.M.Harun Ur et al. / A novel low buffered optimized solid state drive controller. Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 234-237 (Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016).

@inproceedings{d295597284424a2dac094918b19d4aff,

title = "A novel low buffered optimized solid state drive controller",

abstract = "In this paper, a novel algorithm to reduce the intermediate buffer size of a Solid State Drive (SSD) controller has been proposed. The algorithm implements compression and encryption to reduce the stored data and secure it. The cyclic operation of compression and encryption reduces the intermediate buffer size substantially compared to serial operation. The algorithm has been optimized and tested for different standards of Xtensa processor and the best suitable standard has been reported in terms of processor cycles.",

keywords = "AES-128, LZ77, Minimum clock rate, Optimization, Processor cycles",

author = "Ratul Das and Biswas, {Baishakhi Rani} and Rashid, {A. B.M.Harun Ur} and Abedin, {M. A.}",

note = "Publisher Copyright: {\textcopyright} 2016 IEEE.; 9th International Conference on Electrical and Computer Engineering, ICECE 2016 ; Conference date: 20-12-2016 Through 22-12-2016",

year = "2017",

month = feb,

day = "13",

doi = "10.1109/ICECE.2016.7853899",

language = "English (US)",

series = "Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "234--237",

booktitle = "Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016",

}

TY - GEN

T1 - A novel low buffered optimized solid state drive controller

AU - Das, Ratul

AU - Biswas, Baishakhi Rani

AU - Rashid, A. B.M.Harun Ur

AU - Abedin, M. A.

PY - 2017/2/13

Y1 - 2017/2/13

N2 - In this paper, a novel algorithm to reduce the intermediate buffer size of a Solid State Drive (SSD) controller has been proposed. The algorithm implements compression and encryption to reduce the stored data and secure it. The cyclic operation of compression and encryption reduces the intermediate buffer size substantially compared to serial operation. The algorithm has been optimized and tested for different standards of Xtensa processor and the best suitable standard has been reported in terms of processor cycles.

AB - In this paper, a novel algorithm to reduce the intermediate buffer size of a Solid State Drive (SSD) controller has been proposed. The algorithm implements compression and encryption to reduce the stored data and secure it. The cyclic operation of compression and encryption reduces the intermediate buffer size substantially compared to serial operation. The algorithm has been optimized and tested for different standards of Xtensa processor and the best suitable standard has been reported in terms of processor cycles.

KW - AES-128

KW - LZ77

KW - Minimum clock rate

KW - Optimization

KW - Processor cycles

UR - http://www.scopus.com/inward/record.url?scp=85016207408&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85016207408&partnerID=8YFLogxK

U2 - 10.1109/ICECE.2016.7853899

DO - 10.1109/ICECE.2016.7853899

M3 - Conference contribution

AN - SCOPUS:85016207408

T3 - Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016

SP - 234

EP - 237

BT - Proceedings of 9th International Conference on Electrical and Computer Engineering, ICECE 2016

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 9th International Conference on Electrical and Computer Engineering, ICECE 2016

Y2 - 20 December 2016 through 22 December 2016

ER -

A novel low buffered optimized solid state drive controller

Abstract

Publication series

Conference

Bibliographical note

Keywords

Publisher link

Find It

Other files and links

Fingerprint

Cite this